# Implementation of Multi Level Logic for Digital System 

Prajyant Pathak Department of Electronics \& Communication engg. NRI Institute of Information Science \& Technology Bhopal, INDIA

Braj Bihari Soni<br>Department of Electronics \& Communication engg.<br>NRI Institute of Information<br>Science \& Technology Bhopal, INDIA

Puran Gour<br>Department of Electronics \& Communication engg. NRI Institute of Information<br>Science \& Technology Bhopal, INDIA


#### Abstract

A Multi Logic Memory cell have various logic between one and zero that's why fuzzy logic is also known as multiplelogic level, when the paper work was in plan originally plan was do something in Fuzzy Electronics. Lots of fuzzy systems is been developed already but from observing fuzzy flip-flops working the idea comes for the proposed work. Paper work propose designs of a new fuzzy memory cell(flip-flop) for four logic levels which can hold Logic 0, Logic 1, Logic 2 \& Logic 3 total four fix logic .though fuzzy logic deals with approximate logic rather than fix proposed work has fix logic and it is the big difference between proposed work and fuzzy based memory cell. Proposed work also has design an Interfacing module between fuzzy memory with Digital) systems, just for make proposed four logic flip-flop compatible with existing binary logic based digital system application for proposed design that one can reduce the no. of wires required when to establish parallel interface with memory and also one can increase the speed or throughput of simple serial data transfer.


## 1. INTRODUCTION

Fuzzy Electronics logic also known as many-valued logic it works with theory that is approximate than fixed and rigid. Compare with with traditional logic theory, where binary sets have two valued logic, one or zero, fuzzy logic variables may have a value that lies in degree between 0 and 1 . Fuzzy logic has been using to deals the concept of partial truth, where the truth value may range between fully true and fully false.

Binary logic system: Digital electronics circuits that have exactly two possible state either 0 or 1 . There are some very simple logic gates that can compute almost everything. Also a different combination of logic gates gives us the Flip flops which can store of the data.' 0 ' and ' 1 ' are logical concept of two possible conditions (true \& false), for actual presentation of these, there are some standard logic families like ECL, TTL, CMOS etc.


Figure 1 shows the how the logic ' 1 ' \& ' 0 ' exist in the actually, it is in the form of some voltage ranges. Multi Level Logic: Fuzzy logic can have many logic between true and
false, here paper work proposed a type of Fuzzy logic which has four logic levels Logic '0', Logic '1', Logic '2' \& Logic ' 3 ' as showed in Figure 2.

| Voltage range IN/Out | Multi level logic |
| :---: | :---: |
| $\mathbf{0}$ to $\mathbf{1 v}$ | Logic '0' |
| $\mathbf{1}$ to $3 \mathbf{v}$ | Logic '1' |
| 3to 5v | Logic '2' |
| $\mathbf{5}$ to 6v | Logic '3' |

Table 1: The voltage range of our proposed multi level logic


Fig 2: Multi Level Logic
Binary Logic V/S Multi Level Logic: Tables number 2, 3, 4 \& 5 shown below to observe the difference between basic Digital binary Logic Gates \& Multi level Logic Gate.

| Binary AND logic |  |  |
| :---: | :---: | :---: |
| Input | Output |  |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 2: Binary AND Gate

| Binary OR logic |  |  |
| :---: | :---: | :---: |
|  | Input | Output |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Table 3: Binary OR GATE

| Four logic AND |  |  |
| :---: | :---: | :---: |
|  |  | Output |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 2 | 0 |
| 0 | 3 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |
| 1 | 2 | 1 |
| 1 | 3 | 1 |
| 2 | 0 | 0 |
| 2 | 1 | 1 |
| 2 | 2 | 2 |
| 2 | 3 | 2 |
| 3 | 1 | 0 |
| 3 | 2 | 1 |
| 3 | 3 | 2 |
| 3 |  |  |

Table 4: Multi Level Fuzzy AND Gate
As from new logic gate, one can also have multi logic level Flip Flop (Cell). A normal binary flip flop can hold only two logic level (i.e. ' 1 ' or ' 0 ') however proposed Multi Level FF can hold four logic levels. As known a register is a configuration of Flip flops and a configuration of registers is memory (Static RAM), for storing any decimal number range between 0 to 255. It is required to configure 8 Flip-flops in one register as shown in the figure 2 , and it used by memory for store 1 byte

| Four logic OR |  |  |
| :---: | :---: | :---: |
|  | Input's |  |
| 0 | 0 | Output |
| 0 | 1 | 0 |
| 0 | 2 | 1 |
| 0 | 3 | 2 |
| 1 | 0 | 3 |


| 1 | 1 | 1 |
| :---: | :---: | :---: |
| 1 | 2 | 2 |
| 1 | 3 | 3 |
| 2 | 0 | 1 |
| 2 | 1 | 1 |
| 2 | 2 | 2 |
| 2 | 3 | 3 |
| 3 | 0 | 3 |
| 3 | 1 | 3 |
| 3 | 3 | 3 |
| 3 |  | 3 |

Table 5: Multi level Logic OR Gate


Fig 3: Binary FF based Register for storage of decimal range 0 to 255

But if concerns about Multi Level Register for storing the decimal number ranges between 0 to 255 . There need of Multi Level proposed flip-flops only as shown in figure 3. Proposed memory cell will use to store 4 Multi Level logic ( 0 or 1 or 2 or 3).


Fig 4: Multi Level Fuzzy Register for storage of decimal range 0 to 255

## 2. TOOLS \& PLATFORM USE

Xilinx ISE 9.2i Software: This EDA tool supports the Integrated Software Environment (ISE).It also generate bit file (netlist file) so it can implement RTL code design on FPGA.

Tanner EDA: Tanner EDA provides a full line of software solutions for full custom design and also catalyzes innovation for the design, schematic and verification of analog and mixed signal (A/MS) integrated circuits (ICs).

## 3. RESULTS

Figure 5 shown below is the schematic design S-edit of proposed multi level logic AND gate designed by Tanner Tspice pro v6.02


Figure 5: Multi level AND logic gate
Figure 6 is the simulation result generated using Tanner tool for the schematic shown in the figure 4.

Figure 7 is the $S$-edit schematic design of multi level logic OR gate designed by Tanner T-spice pro v6.02

Figure 8 is the simulation result generated using Tanner tool for the schematic shown in the figure 5 .


Figure 6 Simulation of Multi level AND Logic


Figure 7 Multi Level OR Logic gate


Figure 8 Simulation of multi level OR Gate

Results are been verified correctly and observed as was expected but there is only one problem of noise margin this logic proposed design provides noise margin of only 0.7 v .

Results are been verified correctly and observed as was expected but there is only one problem of noise margin this logic proposed design provides noise margin of only 0.7 v .

## 4. CONCLUSION

In here, proposed work concentrated on digital approaches, which results in multi valued logic gates. Proposed work slightly modified already done designs of the many valued AND gate $\&$ OR gate in an try to test them using digital components or using of the-shelf discrete components, the observed test results do not generates ideal outputs. So, future research may focus on the improvement on the realization of multi valued logic gates also the improvement on the realization of fix multi-valued logic gates. The proposed design observed results are verified in local environment with ideal transistor parameters and found good and expectable but still more precision can be done in future. The power consumption of the proposed design is 3.95 mW which is less as compare to previous designs and transient time is 157 ms which give a good throughput for the proposed flipflop.

## 5. REFERENCES

[1] Baturone, I; Barriga, A; Sanchez-Solano, S; Lopez, D.R;"Microelectronic Design of Fuzzy Logic-Based Systems", CRC Press, ISBN 0-8493-0091-6, 2000.
[2] New Components for Building Fuzzy Logic Circuits,Ben Choi \& Kunal Tipnis,Computer Science \& Electrical Engineering, Louisiana Tech University, LA 71272, USA
[3] Marinos, P; "Fuzzy logic and its application to switching systems" IEEE Transactions on Computing, vol. C-18, no.4, p 343-348, Apr 1969.
[4] Leslaw, G.; Kluska, J.; "Family of fuzzy J-K flip-flops based on bounded product, bounded sum and complementation" IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics, vol. 28, n 6, Dec, 1998, p 861-868.
[5] Mendel, J.M.; "Fuzzy Logic Systems for Engineering: A Tutorial" Proceedings of IEEE, vol. 83, No.3, March 1995.
[6] Miki, T; Yamakawa, T; "Fuzzy Inference on an Analog Fuzzy Chip," IEEE Micro, pp. 8-18, 1995.
[7] McLeod, D.; Pedrycz, W.; Diamond, J.; "Fuzzy JK flipflops as computational structures: design and implementation" IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 41, n 3, Mar, 1994, p 215-226.
[8] Simulink; "Simulink: Simulation and Model Based Design" version 6, The Mathworks, 2005.
[9] Zadeh, L.A.; "Fuzzy Logic = Computing with words" IEEE Transactions on Fuzzy Systems, vol.4, p 103-11, 1996.

