

# Design Techniques for Self Voltage Controllable Circuit on 2:1 Multiplexer using 45nm Technology

Varika Pandey

Shyam Akashe

## ABSTRACT

Reduction of power dissipation is one of the most important challenges in VLSI circuit design. Due to scaling, sub threshold leakage current plays a dominant role in total power dissipation. This paper illustrates application of power saving SVL technique on 2:1 NAND MUX architecture. This application offers significant reduction in leakage power and leakage current viz-a-viz previous techniques. Self controllable Voltage Level Circuit (SVL) technique drastically reduces stand by leakage power and leakage current of CMOS logic circuits. This technique compare the optimization of leakage current and leakage power using two different design of 2:1 MUX. First is conventional MUX and other one is NAND based 2:1 MUX. The performance of this designed circuit is realized on a standard 45nm technology by using 0.7v supply voltage. It is easily concluded that this 2:1 nand based MUX achieves 651.9 Pw leakage power (Pst) and leakage current 1.020nA in standby mode, Where as conventional MUX achieved 2.04nA leakage current and 0.5nW leakage power.

## Keywords

SVL, LSVL, USVL, Stand- by mode

## 1. INTRODUCTION

Battery driven system needs low leakage power [1]. The two well known techniques that reduces leakage power (Pst) are Multi –threshold-voltage CMOS (MTCMOS) and Variable-threshold-Voltage CMOS (VTCMOS) [2]. MTCMOS reduces leakage power (Pst) effectively by disconnecting the power supply through high Vt MOSFET switches. In spite of this, there are major drawbacks with the use of MTCMOS technique.[3] these drawbacks are non retention of data by memories and flip-flop. The other one is Variable-Threshold-Voltage CMOS (VTCMOS) [4]. It reduces leakage power (Pst) by increasing the substrate biases. It also faces some valuable problems, such as large area and lower power due to substrate bias supply circuits. For solving the problem of both these techniques, a small leakage current reduction circuit called Self- Controllable-Voltage level circuit (SVL) has been developed, that not only reduces leakage power but also retains data during stand by period. In this paper this technique is applied on 2:1 NAND based MUX that is heart of VLSI designed circuits.

**1.1:** In digital circuit, power dissipation takes place during three stages of the circuit: static, dynamic and short circuit. Between these power dissipation stages, dynamic switching power plays major role in modern digital circuits [5].

$$P_{\text{switching}} = C_{\text{pd}} \times V \times f_1 \quad \text{eq 1}$$

Here  $C_{\text{pd}}$  is dynamic power dissipation capacitance. In this equation, V is the supply voltage and  $f_1$  is the input signal frequency. Now days the battery operated circuits are in demand and device's power consumption has become a major

concern of integrated circuit designers. To reduce the overall power consumption, the well known technique is to scale supply voltage, but this scaling results into exponential increase in the leakage current [6]. The sub threshold leakage current (I leakage) can be assessed as (approximately) [7]

$$I_{\text{leakage}} = I_{\text{oe}}(V_{\text{gs}} - V_{\text{th}})/\eta V_{\text{T}} \quad 2$$

Where

$$I_0 = \mu_0 C_{\text{ox}} (W/L)V^2 Te^{1.8}$$

$C_{\text{ox}}$  is the gate oxide capacitance; (W/L) is the ratio of width to length of the leakage MOS device.  $\mu_0$  is the zero bias mobility.  $V_{\text{gs}}$  is the gate to source voltage,  $V_{\text{T}}$  is the thermal voltage that is about 26mv at T= 300K and  $\eta$  is the coefficient of sub threshold given by  $1+(C_d/C_{\text{ox}})$  where  $C_d$  being the depletion layer coefficient [8]. Voltage scaling is an effective method to reduce energy-per-operation due to the association between switch energy and supply voltage. In microprocessors to scale down the supply voltage, dynamic voltage scaling has been used where a task is completed just before the deadline and which leads to saving of significant quantum of energy [9],[10].

$$I_{\text{sub}} = \mu \cdot C_{\text{ox}} \cdot \frac{W}{L} \cdot (m - 1) \cdot V^2 \tau \cdot \exp\left(\frac{V_{\text{gs}} - V_{\text{th}}}{mV_{\text{T}}}\right) \cdot \left(1 - \exp\left(-\frac{V_{\text{ds}}}{V_{\text{T}}}\right)\right) \quad 3$$

Where

- $\mu$  - Mobility,
- $C_{\text{ox}}$  - Oxide capacitance,
- W - Width,
- L - Length,
- m - Sub threshold slope factor,
- $V_{\text{T}}$  - Thermal voltage,
- $V_{\text{th}}$  - threshold voltage,
- $V_{\text{gs}}$  - Gate-source voltage,
- $V_{\text{ds}}$  - Drain-source voltage,
- n - Length of inverter chain,
- $\eta$  - Fitting coefficient,

Recent publications shows that microprocessors operate at clock frequencies of hundreds of KHz at 300-400mv [11]-[14].

## 2. “SELF CONTROLLABLE VOLTAGE LEVEL CIRCUIT” (SVL)

When the load circuits are in active mode, the SVL circuit supplies the maximum DC voltages to (V<sub>dc</sub>) them through switches that are turn ON. Thus the load circuit can operate rapidly. Otherwise when the load circuits are in standby mode, it supplies slightly lower V and relatively higher V to them through “ON SW”, so the drain-source voltages of the “Off MOSFETs” in the states and V<sub>sub</sub> decreases. So V<sub>th</sub> increases consequently sub threshold current decreases. It results into reduction of power in static stage (P<sub>st</sub>) whereas data are retained and noise immunity will be high. The amount of gate leakage current has increased gradually and is probable to become analogous or even superior to the sub threshold leakage for future CMOS devices [15]. This has been proposed to decrease sub-threshold leakage in SRAM cells of the numerous techniques [16], [17], [18], apply a self-controllable switch (SVL) [19] in active mode which allows full supply voltage to be applied and decreased supply voltage appears to be proficient for reducing gate leakage currents as well.

### 2.1 Upper SVL (USVL)

The upper SVL circuit contains two PMOS connected in series and one NMOS in parallel of these two. A Clk is given to the NMOS. Both the PMOS are connected in series and there substrate are connected to each other and grounded




Fig 1 SVL technique on inverter

### 2.2 Lower SVL (LSVL)

It contains two NMOS connected in series and one PMOS connected parallel to them. Substrates of both the NMOS are connected to the V<sub>dc</sub> and clock is given by PMOS connected parallel to the NMOS.

### 2.3 2:1 Mux (Conventional & Nand Based)

Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. A Multiplexer is also called the data selector. They are used in CCTV and almost every business establishment that has CCTV installed. An electronic multiplexer makes it possible for several signals to share one device or resource, for example using one A/D converter or communication line instead of having one device per input signal. An electronic multiplexer can be considered as a multiple input, single output switch. In telecommunications and signal processing, an analog time division multiplexer (TDM) may take several samples of separate analogue signal

and combine them into one pulse amplitude modulated (PAM) wide-band analogue signal. Alternatively a digital TDM multiplexer may combine a limited number of constant bit rates digital data streams into one data stream of a higher data rate. This is possible only by forming data frames consisting one time slot per channel. In case of 2-to-1 multiplexer, a logic value of 0 would connect to I<sub>0</sub> to the output while the logic value of 1 would connect I<sub>1</sub> to the output. 2-to-1 multiplexer has a Boolean equation where A and B are two inputs, Sel (S) is the selector input and V<sub>out</sub> is the output

$$V_{out} = (AS_0 + BS_1)$$

NAND based MUX contains three NAND gate and one inverter only. We have applied SVL technique on it basically for saving leakage power. Fig 5 shows the schematic of nand gate MUX. In this circuit when upper NAND gate in ON state then lower NAND gate will be in OFF state and in next cycle its vice- a-versa takes place. In the circuit, S is select line. Fig 8 shows the transient response of 2:1 nand based MUX. Fig 7 shows the layout of nand based 2:1 MUX. It has 14 transistors only. Fig 4 shows the diagram of conventional MUX form by 20 transistors. Whereas NAND based MUX contains 14 transistors only. Conventional MUX formed from AND gate, two OR gate and one inverter. Whereas NAND based MUX formed from one inverter and three NAND gates only.




Fig 2 Schematic of conventional 2:1 MUX




Fig 3 Schematic of NAND based 2:1 MUX

In the above Fig 2&3 shows two structures. Both are 2:1 MULTIPLEXER. In fig 2 schematic is formed by one OR gate, two AND gate and One inverter only. This structure contains 20 gates. Fig 3 shows schematic of 2:1 NAND based MUX. It is formed by three NAND gates and one inverter only. So the total no of gate in this schematic are 14 only. It shows that schematic of conventional MUX contains more gate in comparison to schematic of 2:1 NAND based MUX..




Fig 4 Shows schematic of 2:1 NAND based MUX

Due to these parameters such as leakage current, leakage power, and active power also vary or may be different for both the structures




Fig 5 Shows schematic of 2:1 conventional MUX




Fig 6 layout of conventional 2:1 MUX




Fig 7 layout of NAND based 2:1 MUX




Fig 8 Transient response of NAND based 2:1 MUX




Fig 9 shows transient response of conventional 2:1 MUX

The self controllable voltage level (SVL) is known as a circuit for leakage power and the leakage current reduction .It consists of an (U-SVL) upper SVL circuit and (L-SVL) lower SVL circuit, where 2:1 MUX has been used as the load circuit.

## 2.4 SVL Circuit

In active mode of MUX circuit built-up SVL circuit supplies the maximum DC voltages ( $V_{DD}$  &  $V_{SS}$ ) to the circuit through U-SVL and L-SVL circuits both are turned on simultaneously. Because of this the 2:1 MUX circuit can operate quickly. Whereas, when the MUX circuit is in standby mode, it supplies to some extent lower  $V_{DD}$  and relatively higher  $V_{SS}$  to them through “on SVL”, so the drain source voltages of the “off MOSFET” in the standby MUX circuit decreases and  $V_{sub}$  increases. So,  $V_{th}$  increases and consequently, sub threshold current decreases, so (standby power)  $P_{st}$  is reduced, while data are retained and noise immunity will be high. In the “cut-off” condition of MOSFETs the increase in VBGs will increase the  $V_t$ s. The schematic of 2:1 MUX with SVL circuit is shown in Fig 9 and Output Waveform of 2:1 MUX with SVL Circuit is shown in Fig 10. The DIBL effect on nmos 1v in the stand-by MUX circuit incorporating the SVL circuit is further decreased, since  $V_{dsn}$  in this expression

$$V_{dsn} = V_{dd} - mv \quad (4)$$

Accuracy of the circuit is validated by measurements in [20] and [21].




Fig 10 Schematic of SVL circuit on 2:1 MUX




Fig 11 Transient response of MUX NAND based SVL circuit




Fig 12 Output Waveform of 2:1 MUX with SVL Upper SVL Circuit

Upper SVL consists of a single pmos1v (PM18) and m-nmos1v (NM19,NM20) connected in series. The “on-pmos1v” connects a power supply ( $V_{DD}$ ) and the MUX circuit is in active mode on demand, and “on nmos1v” connect power supply ( $V_{DD}$ ) and the MUX circuit is in standby mode. The schematic of Upper SVL (U-SVL) is shown in Fig12 and the leakage power waveform of 2:1 MUX with U-




Fig 13 Power graph of 2:1 NAND based MUX

While gate voltage ( $V_g$ ) of the stand-by MUX circuit is kept at “0”, the pmos1v is turned on while the nmos1v is turned off. When control signal (USVLin) turns on nmos1v (NM19) and turns off pmos1v (PM18)  $V_{DD}$  is supplied to the MUX circuit through m-nmos1v. Thus, a drain-to-source voltage ( $V_{dsn}$ ), that is, a drain voltage ( $V_D$ ) of the “off nmos1v”, can be expressed as

$$V_{dsn} = V_{dd} - mv \quad (5)$$

Where  $v$  is a voltage drop of the single nmos1v and  $V_{dsn}$  can be changed by varying  $m$  or  $v$  (or both). Reducing  $V_{dsn}$  by rising  $mv$  will increase the barrier height of the “off nmos1v”; that is, it will reduce the drain induced-barrier-lowering (DIBL) effect and, as a result, increase  $V_{thn}$ . This results in a decrease in the sub threshold current of the nmos1v ( $I_{stn}$ ); that is, the leakage current through the MUX circuit decreases.

### 2.5 Lower SVL circuit

The lower SVL circuit consists of single nmos1v (NM15) and m-pmos1v (PM16, PM17). Both pmos1v (PM16, PM17) are connected in series and nmos1v (NM15) is connected parallel to both pmos (1v). Substrate of both the pmos (1v) are connected together and connected to  $V_{dd}$ . The L-SVL circuit not only ground connection  $V_{SS}$  to the active MUX circuit through the “on nmos1v” but also supplies  $V_{SS}$  to the standby MUX circuit through the use of the “on pmos1v”. The schematic of 2:1 MUX with L-SVL Circuit is shown in Fig14 and the output waveform of 2:1 MUX with L-SVL is shown in Fig14. A negative control signal (LSVL in) turns on pmos1v (PM16) and turns off nmos1v so that  $V_{SS}$  is supplied to the stand-by MUX circuit with  $V_g$  of “0” (i.e.,  $mv$ ) through m-pmos1v. Thus, according to Equation (1), reduced  $V_{dsn}$  reduces  $I_{stn}$ . Furthermore, source voltage ( $V_s$ ) is increased by  $mv$ , so the substrate bias (i.e., back-gate bias) ( $V_{sub}$ ), expressed by

$$V_{sub} = -mv \quad (6)$$

Both the reduction in the DIBL effect and the increase in the back-gate bias (BGB) effect lead to further increase in  $V_{thn}$




Fig 14 Schematic of USVL on 2:1 NAND based




Fig 15 power graph of USVL on 2:1 NAND MUX







Fig 16 Output Waveform of conventional 2:1 MUX with U-SVL Circuit



**Fig 17 Schematic of LSVL circuit on 2:1 MUX**



**Fig 19 Leakage power graph of LSVL on 2:1 MUX**



**Fig 18 Output Waveform of conventional 2:1 MUX with LSVL Circuit**

### 3. SIMULATION RESULT

This paper compares the result obtain by conventional 2:1 MUX and NAND based 2:1 MUX. There are two methods of structuring 2:1 MUX. Conventional MUX contains more no of transistor as compared to NAND based 2:1 MUX. it has only 14 transistors . Result shows that leakage power in pw when applying SVL circuit on nand based MUX, where as leakage current shows result in nA range. For the conventional MUX leakage power in nw and leakage current in nA range, when applying SVL circuit .Simulation result is measured by CADENCE VIRTUOSO Tool.

**Table 1**  
**Simulated Result Summary**

Table Head	APPLIED TO 2:1 NAND based MUX			APPLIED TO CONVENTIONAL 2:1 MUX		
	USVL	LSVL	SVL	USVL	LSVL	SVL
Process technology	45nm CMOS	45nm CMOS	45nm CMOS	45nm CMOS	45nm CMOS	45nm CMOS
Supply Voltage	0.7V	0.7V	0.7V	0.7V	0.7V	0.7V
Leakage Power	698.2pw	169pw	651.9pw	1.915nW	1.03nW	0.5nW
Leakage Current	1.09nA	1.028nA	1.020nA	3.88nA	3.95nA	2.04nA

#### 4. CONCLUSION

In this paper the effect of optimization of leakage current and leakage power is observed by application of SVL circuit on two different MUX structures such as 2:1nand based MUX and 2:1 conventional mux has been measured. The optimization of leakage current and leakage power through nand based MUX has been examined. The SVL circuit of 2:1 nand based MUX were designed using 45nm technology on CADNCE TOOL. The optimization of leakage power (stand-by-power) Pst and leakage current (stand-by-mode) has reduced significantly by applying SVL circuit on 2:1 nand based MUX. The result shows leakage power Pst as 651.9pw for 2:1 NAND based MUX, where as leakage current as 1.020nA in the stand –by mode applying SVL circuit on 2:1 nand based MUX. For the conventional MUX these values are 0.5nW and 2.04nA only.

#### 5. ACKNOWLEDGEMENT

This work was supported by ITM University Gwalior, with collaboration Cadence Design System Bangalore.

#### 6. REFERENCES

- [1] "A low leakage current power 180nm CMOS SRAM"2008 IEEE
- [2] S. Mutohetal, "A 1V multithreshold voltages CMOS DSP with an efficient power management technique for ,mobile phone applications" Diegest of technical paper, International solid state circuits conference (ISSCC'96), FA 10.4, PPI68-169, 438, Feb 1996
- [3] T.Kuroda et al., "A 0.9 V 150 MHz,10Mw, 4mm<sup>2</sup>, 2 D discrete cosine transform core processor with variable threshold- voltage (Vt) scheme" IEEE jour., of solid state circuits, vol 31,no 11,pp,1770-1779,Nov 1996
- [4] H.Mizuno and T Nagano " Driving source- line cell architecture for sub -1V high-speed low voltage applications" circuits, IEEE journal of solid-state circuits ,vol 31,no4, pp 552-557, april 1996.
- [5] J.Kao and A.P. Chandrakasan, "Dual-Threshold voltage Technique for low power digital circuits", IEEE journal of solid state circuits, vol 35,no, 7,july 2000.
- [6] K. Roy, S Mukhopadhyay and "leakage reduction techniques in deepsubmicrometer CMOS circuits," Proc. IEEE, vol, 91,no,2, ,pp 305-327 ,feb. 2003.
- [7] Mohab Anis , Shawki and Mohamed Elmasry, "Design and optimization of multi threshold CMOS (MTCMOS) circuits" IEEE transaction on computer aided design of integrated circuits and systems ,vol 22, no .10, p.p,1324-1324 oct 2003
- [8] J. Halter and F. Najm , " A gate-level leakage power reduction method for ultra low power CMOS circuits," in proc. IEEE custom integrated circuits conf, santa clara , CA, 1997 , pp .475-478.
- [9] Intel Inc., Santa Clara, CA, "Intel XScale," 2010.[Online].Available:<http://www.intel.com/design/intelxscale>
- [10] IBM Corp., New York, "IBM Power PC," 2010.[Online].Available:<http://www.chips.ibm.com/products/powerpc>
- [11] A. Wang and A. Chandrakasan, "A 180-mV sub threshold FFT processor using a minimum energy design methodology," *IEEE J. Solid- State Circuits*, vol. 40, no. 1, pp. 310–319, Jan. 2005.
- [12] G. Chen, M. Fojtik, D. Kim, D. Fick, J. Park, M. Seok, M.-T. Chen, Z. Foo, D. Sylvester, and D. Blaauw, "Millimeter- scale nearly perpetual sensor system with stacked battery and solar cells," in *Proc. ISSCC*,2010, pp. 288–289.
- [13] J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, and A. Chandrakasan, "A 65 nm sub-Vt crocontroller with integrated SRAM and switched-capacitor DC-DC converter," in *Proc. ISSCC*, 2008, pp. 282–285.
- [14] B. Zhai, L. Nazhadili, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, D. Blaauw, and T. Austin, "A 2.60 pJ/Inst sub threshold sensor processor for optimal energy efficiency," in *Proc. Symp. VLSI Circuits*,2006, pp. 154–155.
- [15] L. Chang et al., "Stable SRAM Cell Design for the 32nm Node and Beyond," *Symp. VLSI Tech. Dig.*, pp. 292-293, Jun., 2005.
- [16] Rafik S. Guindi , Farid N. Najm, Design Techniques for Gate-Leakage Reduction in CMOS Circuits, Proceedings of the Fourth International Symposium on Quality Electronic Design, p.61, March 24-26, 2003.

- [17] M.D.Powell, S.H.Yang, B.Falsafi et al.. Gated – VDD:A circuit technique to reduce leakage in cache memories. In proceedings of International Symposium on Low Power Electronics and Design, July 2000
- [18] Amit Agarwal, Hai Li and Kaushik Roy. DRG Cache: A data retention gated- ground cache for low power. In proceedings of the 34th Design Automation Conference, June 2002.
- [19] Amit Agarwal, Hai Li, and Kaushik Roy, “DRG-Cache: A data retention gated-ground cache for low power”, Proceedings of the 39th Design Automation Conference, June 2002
- [20] J. Rodrigues, O. C. Akgun, and V. Owall, “A <1 pJ sub-VT cardiac event detector in 65 nm LL-HVT CMOS,” in Proc. VLSI-SoC, June 2010.
- [21] O. Akgun, J. Rodrigues, Y. Leblebici, and V. Owall, “High-level energy estimation in the sub-VT domain: Simulation and measurement of a cardiac event detector,” IEEE Trans. Biomed. Circuits Syst., accepted for publication