

A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter

ManjuDevi

Arunkumar P Chavan

K.N Muralidhara, Ph.D

ABSTRACT

Analog-to-digital converters (ADCs) are required in almost all communication and signal processing applications. This paper describes a 1.5-v, 10-bit, 200-Msample/s pipeline analog-to-digital converter in 0.18- μm CMOS technology. The entire circuit architecture is built with a modular approach consisting of identical units organized into an easily expandable pipeline chain. The converter uses ten stage pipelined architecture with fully differential analog circuits, with a full-scale sinusoidal input at 10 MHz's A special focus is made on pipelined ADC for its superior performance in terms of speed and resolution.

General Terms

Op-amp, Flip-flop, Adders,

Keywords

Analog-to-Digital converters (ADCs), Pipeline, High Speed

1. INTRODUCTION

The world around us is analog in nature i.e. all changes and physical phenomenon occurring are continuous. However due to the various advantages of having data in digital format like storage, processing, transmission etc., we prefer to convert these continuous varying quantities into discreet digital values [1]. This process is known as quantization and the device employed for quantization is known as an Analog to Digital Converter – ADC.

High-speed low-power Analog-to-Digital converters (ADCs) are the critical building blocks for modem communication and signal processing systems. They are the interface between the analog and digital signal processing. In recent years, pipelined switched - capacitor topologies have emerged as approach to implementing power-efficient Nyquist-rate ADC that have medium-to-high resolution at medium-to-high conversion rates [2], [3]. Recently, there has appeared a new class of ADC with an architecture known as pipeline, which offered an attractive combination of high speed, high resolution and low power dissipation. The pipeline ADC, therefore, became the optimum solution for present low power applications, such as a wireless Communication system [4], Such applications include wireless local area- network transceivers and digital set-top boxes.

MOS Transistors can be sized; that is, their W and L values can be selected, to fit a wide range of design requirement [5]. CMOS is currently the most widely used IC technology for analog and digital as well as combined analog and digital (or mixed –signal) applications [6].

2. DESIGN CONSTRAINTS

To further reduce the hardware cost at high resolution, pipeline architecture is employed. Figure1 shows typical pipeline A/D architecture. There is n number of identical stages, each quantizes k bits. So the overall resolution is M x

K. Each stage samples the output from the previous stage and quantizes to k bits digital codes using flash ADC architecture. Stage 1 gives MSBs, stage n gives the LSBs. The later the stage is, the less significant the bits it outputs because of the gain factor in each stage.




Fig.1 Pipeline Architecture

Pipeline architecture offers high degree of concurrence and approximately linear hardware cost with resolution [8]. The key advantage of pipeline architecture is that it allows digital error correction and digital gain calibration and power minimization through capacitor scaling [9]. Pipeline A/D is most popular in high speed (several MHz~50MHz) and high resolution (above 8-bit) application [10].

3. PROPOSED PIPELINE ADC

For the design of each stage pipeline ADC the required components are:

A. Operational Amplifier(Op-Amp):

Design of two stage opamp is shown in fig.2. Two stage Cmos opamp is designed to have many advantages like high open-loop voltage gain, rail to rail output swing, large common mode input range etc. The circuit comprises of an input differential stage with active load followed by a common source stage. The gain obtained from this design is 77.585dB.




Fig.2 Two stage CMOS Op-Amp

B. Sample and Hold Circuit:

The design of sample and hold circuit is as shown in fig.3.




Fig.3 Sample and hold circuit

A storage element and a switch are the basic elements of sample and hold circuit. In this design as shown in fig.3, two buffers are used to avoid the loading on the source when sampling takes place and it is used to avoid the charge and discharge through the capacitor in the hold mode.

The sampling clock is given to the control of transmission gate. When the sampling clock is high the input is sampled through the first buffer and the capacitor to the input level. The path from the input is open circuited and the sampled voltage is maintained constant as soon as the clock goes low and then it is given to the preceding block for conversion.

C. Comparator

Two cascaded CMOS inverters are used as comparator for high speed conversion and for higher resolution. The design is as shown in fig. 4.

The proposed comparator saves the need of reference generator and operation mainly depends on the value of threshold voltage of NMOS (V_{tn}) AND PMOS (V_{tp}) device used. V_{th} can be obtained as

$$V_{th} = \frac{V_{dd} + V_{tp} + V_{tn}(K_n/K_p)^{\frac{1}{2}}}{1 + (K_n/K_p)^{\frac{1}{2}}}$$

$$K_n = K_p' \frac{W_n}{L_n}$$

$$K_p = K_n' \frac{W_p}{L_p}$$




Fig.4 Two cascaded inverter as a comparator

D. D- Flip-flop

D- Flip-flops is used as a storage and delay element which will synchronize the bits of all stages, i.e. it will synchronize the output of pipeline ADC. For example 10 bit pipeline ADC has 10-bit shift register and decrementing to 1 in the last stage.




Fig. 5 D- Flip-flop

E. Analog Adder

The design of analog adder is as shown in fig.6. This configuration of analog adder has the advantage that it will not suffer the effect of loading even though both the input voltages are applied to the same terminal as shown in the circuit.




Fig.6 Analog Adder

F. One Bit DAC

The purpose of DAC is to provide an analog voltage corresponding to digital bits. The circuit shown below in fig.7

uses the multiplexer logic. The operation can be explained as, if 'CB' is zero then the upper part is on that means 'vref1' is passed else vref2.




Fig.7 Analog Multiplexer

The reference voltages are generated with the help of a simple active divider network as shown in fig.8 with two supplies at either end of the ladder network.




Fig. 8 Resistor Network

G. Inverting Amplifier

Each pipeline ADC stage have a gain block, whose gain depends on the number of output bits of each stage i.e $A_v=2^n$. Where A_v is the gain of the amplifier and n is the number of bits of each stage. The inverting gain amplifier configured for gain of 2 is shown below in fig. 9.




Fig. 9 Inverting Amplifier

H. One –bit single stage ADC

The proposed design architecture for one –bit single stage ADC is as shown in fig. 10 and consists of one sample and

hold block, one comparator, inverting amplifier for gain of 2, one D flip-flop, one analog adder block.




Fig.10 One –bit single stage ADC

I. 10 –bit Pipeline ADC

One –bit single stage ADC are cascaded to form 10 –bit Pipeline ADC as shown below in fig.11.




Fig.11 10 –bit Pipeline ADC

4. SIMULATION RESULTS:

The simulation results are as shown.




Fig.12 Gain and Phase Plot of Op-Amp

Gain = 77.585dB
Output swing = +1.4v to -1.4v
Gain Bandwidth = 200MHz




Fig.13 Plot of Sample And Hold




Fig.14 output Results of Comparator




Fig.15 output plot of Inverting Gain Amplifier




Fig.16 output Results of D Flip-flop




Fig.17 output of 1 bit pipeline ADC




Fig.18 output of 10 bit pipeline ADC

5. CONCLUSION

The design of 1.5v, 10-bit pipeline ADC is implemented in Cadence Virtuoso Schematic editor using CMOS 180nm technology. The overall design is tested with various input signals and the results obtained are satisfactory. The designed 10-bit pipelined ADC is working for 10 MHz input frequencies and the maximum sampling rate archived from the design is 200Ms/s. The gain of the op-amp is 78.585dB with an output swing of +1.4V to -1.4V.

6. REFERENCES

- [1] T. B. Cho, D. W. Cline, S. G. COIUOY and P. Gray, "Design Considerations for Low- Power, High-Speed CMOS Analog Digital Converters," *Proceedings of the IEEE Symposium on Low Power Electronics*, pp. 70-73, 1994.
- [2] Dwight U. Thomson and Bruce A. Wooley, "A 15-b pipelined CMOS floating point A/D converter," *Journal of IEEE Solid State Circuit*, vol. 36, no. 2, February 2001.
- [3] Timothy M. Hancock and Scott M. Pernia and Adam C. Zeeb, "A Digitally corrected 1.5 bits/stage low-power 80 Ms/s 10-bits pipelined ADC," *EECS 589-02 University of Minchigan Tech. rep.*, December 2002.
- [4] Analog Devices Data-converter Handbook. Analog Devices Inc.
- [5] Philip E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design", Second Edition, Oxford University Press:

- [6] R. Jacob Baker, Harry W.L.i, David E. Boyce, "CMOS Circuit Design, Layout, And Simulation", IEEE Press.
- [7] Design of Analog CMOS Integrated Circuits, Tata McGraw Hill: Behazad Razavi.
- [8] R. H.Walden, "Analog-to-digital converter survey and analysis," *IEEE J. Sel. Areas Commun.*, vol. 17, no. 4, pp. 539–550, Apr. 1999.
- [9] A.M. Abo and P.R. Gray, A 1.5-V 10-bit 14.3Ms/s CMOS pipeline analog-to-digital converter, *IEEE J.Solid State Circuits*, vol.34, pp.599-605, May. 1999.
- [10] B. Murmann and B. E. Boser, "A 12b 75MS/s pipelined ADC using open-loop residue amplification," *ISSCC Dig. Tech.Papers*, pp. 328-329, Feb. 2003

7. AUTHOR'S PROFILE

Prof. Manju Devi

Born on 10th Dec 1974 in Uttar Pradesh, obtained her B.E degree in Electronics and Communication Engineering from Anna university, Chennai and M.Tech degree in Applied Electronics from Visvesvaraya Technological University (VTU), Karnataka. At present working as an Associate

Professor in the department of ECE at BTLIT, B'lore. Almost sixteen years of teaching experience in engineering colleges. I am pursuing Ph.D from VTU in the field of analog and mixed mode VLSI.

Prof. Arunkumar P Chavan

born on July, 4th, 1987 in Karnataka, India, obtained his B.E degree in Electronics and Communication Engineering from Visvesvaraya Technological University (VTU), Belgaum and M.Tech degree in VLSI Design and Embedded system from Visvesvaraya Technological University (VTU), , India. Currently, Is an Assistant Professor at RV College of Engineering. His areas of interest are VLSI design, Analog circuit design and digital electronics.

Dr K.N.Muralidhara:

Obtained his B.E.degree in E&C Engg from PES college of Engg , Mandya during 1981, ME during 1987from and Ph.D during 2002 from University of Roorkee. His field of interest is on semiconductor devices and presently working as professor and Head of the Dept. He is guiding 5 candidates for Ph.D program me and actively participated in all the developmental activities of the college. He has about 35 publications to his credit.