# Modulo Operation Free Reverse Conversion in the $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ Moduli Set 

H. Siewobr and K.A.Gbolagade<br>Department of Computer Science,<br>University for Development Studies, Navrongo, Ghana


#### Abstract

This paper proposes a fast Mixed Radix Conversion based reverse converter for the recently proposed moduli set $\left\{\mathbf{2}^{\mathbf{2 n + 1}}-\mathbf{1}, \mathbf{2}^{n}, \mathbf{2}^{2 n}-\mathbf{1}\right\}$. It shows that the computation of multiplicative inverses could be eliminated from the conversion process and presents a low complexity and modulo operation free implementation. Theoretical analysis shows that the proposed scheme outperforms all state of the art equivalent converters in terms of both area cost and delay.


## General Terms

Residue Number System, Circuits and Systems, Computer Arithmetic, Computer Architecture, Digital Signal Processing.

## Keywords

Reverse Conversion, Mixed Radix Conversion, Moduli Set, Multiplicative Inverses.

## 1. INTRODUCTION

Residue Number System (RNS) is an integer number system with the capabilities to support parallel, carry-free addition, borrow-free subtraction and single step multiplication without partial product. These features enable RNS utilization in Digital Signal Processing (DSP) applications such as digital filtering, convolution, fast Fourier transform and image processing [9], [8]. For successful application of RNS, data conversion must be very fast so that the conversion overhead doesn't nullify the RNS advantages [9].

Data Conversion, which is usually based on either the Chinese Remainder Theorem (CRT) [7], [8] or the Mixed Radix Conversion (MRC) [9] can be categorized into forward and reverse conversions. The forward conversion involves converting a binary ordecimal number into its RNS equivalent while the reverse conversion is the inverse operation, i.e., it involves converting RNS number into binary or decimal. Relatively, reverse conversion is more complex. Many algorithms have been designed for performing the reverse conversion with different choices of moduli sets, e.g., $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ [3], $\left\{2^{n}, 2^{n+1}-1,2^{n}-1\right\}$ [1], [5] [6]. Recently, the moduli set $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ was proposed in [8] from the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+\right.$ $\left.1,2^{2 n+1}-1\right\}$, in [5]. The major advantage of the moduli set $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ is that it eliminates the long delay modulus $\left(2^{n}+1\right)$ which increases the computation time of all the operations of the processor [8]. The proposed reverse converter in [8] has a slow conversion time.

In this paper, a new MRC based reverse converter for the $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ moduli set proposed. It shows that the computation of the multiplicative inverses could be eliminated and presents a fast conversion process. Theoretically speaking, the proposed converter is cheaper and faster than the ones in [5], [6] and [8].

The rest of this article is organized as follows. In Section 2, the necessary background information is presented. Section 3 presents the proposed algorithm. The hardware implementation of the proposed scheme is presented in Section 4. Section 5 evaluates the performance of the proposed scheme while the paper is concluded in Section 6 and references provided in Section 7.

## 2. BACKGROUND

The MRC can be represented as [3]:
$X=a_{1}+a_{2} m_{1}+a_{3} m_{1} m_{2}+\cdots+a_{n} m_{1} m_{2} m_{3} \ldots m_{n-1}(1)$
where the Mixed Radix Digits (MRDs), $a_{i}, i=1, n$ can be computed as follows [1,4]:

$$
\begin{aligned}
& a_{1}=x_{1} \\
& a_{2}=\left|\left(x_{2}-a_{1}\right)\right| m_{1}^{-1}\left|m_{2}\right|_{m_{2}} \\
& a_{3}=\left.\left.\left|\left(\left(x_{3}-a_{1}\right)\left|m_{1}^{-1}\right|_{m_{3}}-a_{2}\right)\right| m_{2}^{-1}\right|_{m_{3}}\right|_{m_{3}} \\
& \quad a_{n}=\mid\left(\left(\ldots\left(x_{n}-a_{1}\right)\left|m_{1}^{-1}\right|_{m_{n}}-a_{2}\right)\left|m_{2}^{-1}\right|_{m_{3}}-\right. \\
& \left.\cdots-a_{n-1}\right)\left.\left|m_{n-1}^{-1}\right|_{m_{n}}\right|_{m_{n}}
\end{aligned}
$$

Given the MRDs $a_{i}, 0 \leq a_{i}<m_{i}$, any positive number in the interval $\left[0, \prod_{i=1}^{n} m_{i}-1\right]$ can be uniquely represented.

## 3. PROPOSED ALGORITHM

This section presents a fast reverse converter for the moduli set $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$.
Theorem 1: Given the moduli set $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$, where $m_{1}=2^{2 n+1}-1, m_{2}=2^{n}$, and $m_{3}=2^{2 n}-1$ for every integer $n>1$, the followings hold true:

$$
\begin{align*}
& \left|m_{1}^{-1}\right|_{m_{2}}=2^{n}-1  \tag{3}\\
& \left|m_{2}^{-1}\right|_{m_{3}}=2^{n}  \tag{4}\\
& \left|m_{1}^{-1}\right|_{m_{3}}=1 \tag{5}
\end{align*}
$$

Proof: If it can be demonstrated that $\mid\left(2^{n}-1\right) *\left(2^{2 n+1}-\right.$ 1) $\left.\right|_{2^{n}}=1$, then $2^{n}-1$ is the multiplicative inverse of $m_{1}$ with respect to $m_{2}$.

Thus (3) holds true.

Similarly, if it can be demonstrated that $\left|\left(2^{n} * 2^{n}\right)\right|_{2^{2 n}-1}=$ 1 , then $2^{n}$ is the multiplicative inverse of $m_{2}$ with respect to $m_{3}$.

$$
\left|\left(2^{n} * 2^{n}\right)\right|_{2^{2 n-1}}=\left|2^{2 n}\right|_{2^{2 n-1}}=1
$$

Thus (4) holds true.
Again, if it can be demonstrated that $\mid\left(2^{2 n+1}-1\right) *$ $\left.1\right|_{2^{2 n}-1}=1$, then 1 is the multiplicative inverse of $m_{1}$ with respect to $m_{3}$.

Thus (5) holds true.
The following properties are important to the computation of MRDs $a_{1}, a_{2}$ and $a_{3}$;

Property 1: Modulo $2^{s}$ of a number is equivalent to $s$ least significant bits of the number.
Property 2: Modulo $\left(2^{s}-1\right)$ of a negative number is equivalent to the one's complement of the number, which is obtained by subtracting the number from $\left(2^{s}-1\right)$ [7].

Property 3: Modulo $\left(2^{s}-1\right)$ multiplication of a residue number by $2^{t}$, where $s$ and $t$ are positive integers, is equivalent to $t$ bit circular left shifting [7].
Using Equations (2), (3), (4) and (5), the MRDs $a_{1}, a_{2}$ and $a_{3}$ can be represented as:

$$
\begin{align*}
& a_{1}=x_{1}=\underbrace{x_{1,2 n} x_{1,2 n-1} \ldots x_{1,1} x_{1,0}}_{2 n+1}  \tag{6}\\
& \begin{aligned}
a_{2} & =\left.\left.\left|\left(x_{2}-a_{1}\right)\right| m_{1}^{-1}\right|_{m_{2}}\right|_{m_{2}} \\
& =\left|\left(x_{2}-x_{1}\right) 2^{n}-1\right|_{2^{n}} \\
& =\left|2^{n}\left(x_{2}-x_{1}\right)-\left(x_{2}-x_{1}\right)\right|_{2^{n}} \\
& =\left|\left(x_{1}-x_{2}\right)\right|_{2^{n}}=z_{1}+z_{2}+1
\end{aligned} \tag{7}
\end{align*}
$$

where,

$$
\begin{align*}
& z_{1}=\left|x_{1}\right|_{2^{n}}=\underbrace{x_{1, n-1} x_{1, n-2} \ldots x_{1,1} x_{1,0}}_{n} \\
& z_{2}=-x_{2}=\underbrace{\bar{x}_{2, n-1} \bar{x}_{2, n-2} \ldots \bar{x}_{2,1} \bar{x}_{2,0}}_{n}  \tag{9}\\
& a_{3}=\left.\left.\left|\left(\left(x_{3}-a_{1}\right)\left|m_{1}^{-1}\right|_{m_{3}}-a_{2}\right)\right| m_{2}^{-1}\right|_{m_{3}}\right|_{m_{3}}  \tag{10}\\
&\left.=\mid\left(x_{3}-x_{1}\right)-a_{2}\right)\left.2^{n}\right|_{2^{2 n}-1} \\
&=\left|\left(x_{3}+z_{3}+z_{4}\right) 2^{n}\right|_{2^{2 n}-1} \\
&=\left|2^{n} A\right|_{2^{2 n}-1}
\end{align*}
$$

where,

$$
\begin{equation*}
z_{3}=\left|-x_{1}\right|_{2^{2 n}-1} \tag{11}
\end{equation*}
$$

$$
=x_{1,2 n-1} x_{1,2 n-2} \ldots x_{1,1} x_{1,0} \vee x_{1,2 n}
$$

$$
\begin{align*}
z_{4} & =\left|-a_{2}\right|_{2^{2 n}-1}  \tag{12}\\
& =\underbrace{11 \ldots 1 \bar{a}_{2, n-1} \bar{a}_{2, n-2} \ldots \bar{a}_{2,1} \bar{a}_{2,0}}_{2 n}
\end{align*}
$$

Or $\quad A=x_{3}+z_{3}+z_{4}+0$

$$
\begin{equation*}
a_{3}=\underbrace{A_{n-1} A_{n-2} \ldots A_{1} A_{0} A_{2 n-1} \ldots A_{n}}_{2 n} \tag{15}
\end{equation*}
$$

From Equation (1);

$$
\begin{align*}
X & =a_{1}+a_{2}\left(2^{2 n+1}-1\right)+a_{3}\left(2^{2 n+1}-1\right)\left(2^{n}\right)  \tag{16}\\
& =a_{1}+2^{2 n+1} a_{2}-a_{2}+2^{3 n+1} a_{3}-2^{n} a_{3}
\end{align*}
$$

Let,

$$
\begin{equation*}
X=\gamma_{4}+\gamma_{3} \tag{17}
\end{equation*}
$$

where,

$$
\begin{equation*}
\gamma_{4}=2^{3 n+1} a_{3} \tag{18}
\end{equation*}
$$

and,

$$
\gamma_{3}=\gamma_{1}+\gamma_{2}+1
$$

with,

$$
\begin{gather*}
\gamma_{1}=a_{1}+2^{2 n+1} a_{2} \\
=\underbrace{a_{2, n-1} a_{2, n-2} \ldots a_{2,1} a_{2,0}}_{n} \underbrace{00 \ldots 0}_{2 n+1}+\underbrace{x_{1,2 n} \ldots x_{1,1} x_{1,0}}_{2 n+1} \\
=\underbrace{a_{2, n-1} a_{2, n-2} \ldots a_{2,1} a_{2,0} x_{1,2 n} \ldots x_{1,1} x_{1,0}}_{3 n+1} \tag{8}
\end{gather*}
$$

$$
=\underbrace{a_{3, n-1} a_{3, n-2} \ldots a_{3,1} a_{3,0}}_{2 n} \underbrace{\gamma_{5,3 n} \ldots \gamma_{5,1} \gamma_{5,0}}_{3 n+1}
$$

## 4. HARDWARE REALIZATION

The hardware structure of the proposed reverse converter is based on Equations (7), (10), (13) or (14). In Figure 1, $z_{1}$ and $z_{2}$ are added using a regular Carry Propagate Adder (CPA), notably CPA 1. Also, to compute $a_{3}$, a Carry Save Adder (CSA) notably CSA 1 with EAC and either of the regular CPAs 2 and 3 are used to compute (13) or (14) respectively depending on whether or not the carry out of CSA 1 would be a 1 or $0 . \gamma_{1}$ is easily obtained by concatenating the $x_{1}$ with $a_{2}$ whilst $\gamma_{2}$ is obtained by concatenating the inverse of $a_{3}$ with the inverse of $a_{2}$. These concatenations do not require any additional hardware. $\gamma_{1}, \gamma_{2}$ are added using regular CPA 4 to obtain $\gamma_{3}$. It should be noted that in order to make $\gamma_{2}$ a $(3 n+1)$-bit number, 1 is appended to the result of concatenation, as given in (21). The final result, computed from Equation (22) is obtained simply by a concatenation operation not requiring any additional hardware resources.

## 5. PERFORMANCE EVALUATION

The performance of the proposed residue to binary converter is evaluated by comparing it with the best known similar state of the art equivalent converters in [5], [6] and [8] in terms of hardware cost and conversion delay. The results of this comparison are presented in Table 1.

In Table 1 [6] and [8] are the best converters in literature for the moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ and $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ respectively.

The complexity of a FA is considered as twice that of a HA and a two-input AND gate. Hence, the total hardware complexity of the proposed reverse converter can be calculated as;

## $2(9 n) H A+(9 n+2) \mathrm{AND}+(\mathrm{n}+1) \mathrm{HA}=(19 \mathrm{n}+1) \mathrm{HA}+(\mathrm{n}+1) \mathrm{AND}$

Theoretical analysis (presented in Table 1) shows that the proposed converter performs faster than all the other existing converters with Area-Time complexity analysis also clearly showing that the proposed scheme outperforms all similar state of the art schemes in literature. In addition, the proposed scheme does not require the explicit use of any modulo operation, thereby further enhancing both area and speed.


Fig. 1: Block Diagram of Proposed Reverse Converter
Table 1. Hardware Complexity Comparison

| Converters | Complexity | Delay | Time- <br> complexity |
| :--- | :---: | :---: | :---: |
| $[5]$ | $(23 \mathrm{n}+6) \mathrm{HA}+(10 n$ <br> $+4) \mathrm{AND}$ | $(12 n$ <br> $+5) t_{F A}$ | $276 \mathrm{n}^{2}$ |
| $[6]$ | $(26 \mathrm{n}+4) \mathrm{HA}+(13 \mathrm{n}+2) \mathrm{AND}$ | $(8 n+1) t_{F A}$ | $208 \mathrm{n}^{2}$ |
| $[8]$ | $(17 n+5) H A$ <br> $+(6 n+2) A N D$ | $(11 \mathrm{n}+4) \mathrm{t}_{\mathrm{FA}}$ | $187 \mathrm{n}^{2}$ |
| Proposed | $(19 \mathrm{n}+5) \mathrm{HA}+(9 \mathrm{n}+2) \mathrm{AND}$ | $(6 n+3) t_{F A}$ | $114 \mathrm{n}^{2}$ |

## 6. CONCLUSION

In this paper, a fast MRC based converter for the recently proposed $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ moduli set is presented. The proposed converter uses basic logic units, is modulo operation free and outperforms the best known similar state of the art equivalent converters.

## 7. REFERENCES

[1] A.S. Molahosseini, K. Navi, and M.K. Rafsanjani. A New residue to binary converter based on mixed-radix conversion, $3^{\text {rd }}$ International Conference On Information and Communication Technologies: From Theory to Applications (ICTTA 2008), pp. 1-6, April, 2008.
[2] A.P. Vinod and A.B. Premkumar, A memoryless residue to binary converter for the 4 -superset $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$, Journal of Circuits, Syst. and Computers, Vol. 10, pp. 85-99,2000.
[3] K.A. Gbolagade and S.D. Cotofana, MRC Technique for RNS to Decimal Conversion for the Moduli Set $\{2 n+2,2 n+1,2 n\}$, 16th Annual Workshop on Circuits, Systems, and Signal Processing, pp. 318-321, Veldhoven, The Netherlands, November, 2008.
[4] K.A. Gbolagade, G.R. Voicu, and S.D. Cotofana, An Efficient FPGA Design of Reverse Converter for the Moduli $\operatorname{Set}\{2 n+2,2 n+1,2 n\}$, 5th International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems(ACACES 2010), pp. 117-120, Terrassa, Spain, July 11-17, 2010.
[5] A.S. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei, S. Timarchi, Efficient Reverse Converter Designs for the New 4-Moduli Sets $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1,2^{2 \mathrm{n}+1}-1\right\}$ and $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}+1,2^{2 \mathrm{n}}, 2^{2 \mathrm{n}+1}-1\right\}$ Based on New CRTs, IEEE Trans. Circuits and Systems-I, vol. 57, pp. 823, Apr2010.
[6] Leonel Sousa, Samuel Antao, MRC-Based RNS reverse converters for the Four-Moduli sets $\left\{2^{\mathrm{n}}+1,2^{\mathrm{n}}-\right.$ $\left.1,2^{\mathrm{n}}, 2^{2 \mathrm{n}+1}-1\right\}$ and $\left\{2^{\mathrm{n}}+1,2^{\mathrm{n}}-1,2^{2 \mathrm{n}}, 2^{2 \mathrm{n}+1}-1\right\}$, IEEE Transactions on Circuits and Systems 59-II (4), pp. 244-248, 2012.
[7] K.A. Gbolagade, R. Chaves, L. Sousa, and S.D. Cotofana, An Improved RNS Reverse Converter for the $\left\{2^{2 n+1}-1,2^{n}, 2^{n}-1\right\}$ Moduli Set, IEEE International Symposium on Circuits and Systems (ISCAS2010), pp. 2103-2106, Paris, France, June, 2010.
[8] K. A. Gbolagade, An Efficient MRC based RNS-toBinary Converter for the $\left\{2^{2 n+1}-1,2^{n}, 2^{2 n}-1\right\}$ moduli set, AIMS SA, 2011.
[9] K.A. Gbolagade and S.D. Cotofana, An O(n) Residue Number System to Mixed Radix Technique, IEEE International Symposium on Circuits and Systems (ISCAS 2009), pp. 521-524, Taipei, Taiwan, China, May, 2009.

