

# Performance Analysis of Gate-All-Around Field Effect Transistor for CMOS Nanoscale Devices

Awani Sharma  
Research Scholar, ITM,  
Gwalior, India

Shyam Akashe  
Associate Professor, ECED  
ITM University

## ABSTRACT

This paper explains the performance analysis of Gate-All-Around silicon nanowire with 80nm diameter field effect transistor based CMOS based device utilizing the 45-nm technology. Simulation and analysis of nanowire (NW) CMOS inverter show that there is the reduction of 70% in leakage power and delay minimization of 25% as compared with 180 nm channel length. Gate-All-Around (GAA) configuration provides better and low drain induced barrier lowering (DIBL)  $\sim 63.3\text{mV/V}$  and competent Subthreshold slope  $\sim 95\text{mV/V}$ . GAA achieved the better voltage gain of  $\sim 10.1\text{ V/V}$ . Static noise margin improved with 400mv. It provides high on drive current  $\sim 6\text{mA}$  this is validated that the threshold voltage of GAA field effect transistor.

## Keywords

Gate-All-Around (GAA); silicon nanowire; Drain induced barrier lowering (DIBL); Metal oxide semiconductor field effect transistor (MOSFET)

## 1. INTRODUCTION

The continuous scaling of Gate-All-Around silicon nanowire field effect transistor FET as compared with single gate and double gate FET shows better short channel control over other structures [1]. GAA silicon nanowire FET is most promising candidate for future CMOS based electronic systems due to their gate controllability, low leakage, high on-off ration and enhanced carrier transport property. Analytical models of GAA fet for parameter extraction of devices is described in [2], most of these models and SCE models describe the effectiveness of ideal GAA structure with quadruple cross section were reported in this paper. [3] Gate-all-around (GAA) Nanowire FET have been fabricated by top-down and bottom-up design [3], [4]. Gate-All-Around (GAA) nanowire Field effect transistor has researched excellent electrostatic control over the channel surrounded by conducting gate and provides higher transconductance [5]. Gate all-around (GAA) MOSFETs have captivated considerable observation as compared with double-gate and tri-gate [6], [7]. Simulation and analysis shows that gate-all-around GAA configuration provides excellent performance owing to considerable effect of short channel as compared with other structures [8]. DIBL Suppression, and excellent Subthreshold slope is advantage of GAA devices. Downscaling of channel length to 45 nm of MOSFET is restricting factor of static power consumption due to increase leakage in off state [9]. In this paper performance analysis of NW CMOS inverter [10], [11], [12], carried out using Cadence virtuoso tool on 45nm technology and comparison have done for wire(channel) length of 180 nm with same configuration. This paper is divided into 5 sections. Section 2 describes the simulation and analysis of silicon NW nanowire GAA gate-all-around field effect transistor (FET). Section 3 provides the nanowire

CMOS Inverter performance results. Section 4 provides comparison of GAA gate-all-around NW CMOS inverter different parameters on channel length such as 180 nm and 45 nm.

## 2. GAA FET DESIGN CONCEPT AND SIMULATION

Figure.1 describes a circuit comparable to a developed model of GAA FET with applied drain to source voltage (VDS) of 1.2 V in 45nm technology. GAA NW FET circuit implementation is achieved by three parallel transistor corresponding to the gate surround at front and two lateral junction. Substrate can be used as the back gate to form a gate-all-around GAA structure. Diameter of nanowire is equivalent to width W for CMOS p-transistors and n-transistors (same for both cases) with gate length L to be fixed. Silicon nanowire integrations are to be done with gate spacing 160 nm, source to drain S/D length extension of 140 nm, S/D metal width 60 nm and gate width 120 nm leading to implementation of a nanowire. In this paper nanowire consider as the channel of length 45 nm. Diameter of nanowire for both n-FET and p-FET kept 80 nm and channel length reduced to 45 nm and gate width achieved to 120nm. On drive current  $I_{DS}$  increase or decrease when negative or positive voltage due to increase or decrease majority charge carriers (hole). nanowire thus operated in accumulation mode FET generally p-transistors.  $V_T$  threshold voltage observed before FET enter into accumulation mode. Voltage supply VDD of 1 V is applied that improve threshold voltage and a better response of drain current (ID) versus gate to source voltage (VGS)  $I_D$ -VGS is obtained as given in figure 2. Large p-FET on drive current is observed that is higher than n-FET is achieved due to high mobility of carriers in respect of two lateral gates orientation. Figure 2 (a) and (b) shows transfer graph of  $I_D$ -VGS for n-FET and p-FET.




Fig.1(a) GAA p-FET schematic view.




Fig. 1(b) GAA n-FET schematic view

Asymmetry is reported in p-FET and n-FET configuration and pull-down logic is observed due to similar channel length of wire 45 nm [9]. For  $V_{DS} = 1.2$  V,  $V_T$  threshold voltage for p-MOS and n-MOS are -0.2 and ~-0.32 V. Similarly for  $V_{DS} = 0.6$  V,  $V_T$  are -0.74 and ~-0.82 V. Figure 3 shows different output characteristics curve.  $I_D$  versus  $V_{DS}$  curve shows high drive current 25mA (PMOS) and 11.2mA (NMOS) for gate-source voltage ( $V_{GS} = 1$  V). Channel current is generally described by Fermi and silicon body potential.

$$I_{DS} = W\mu Q(x) \frac{d\phi_F(x)}{dx} \quad (1)$$




Fig. 2(a) n-FET characteristics curve  $I_{DS}$  versus  $V_{GS}$  with  $V_{DS} = 1$  V and 0.1 V




Fig. 2(b) p-FET characteristics curve  $I_{DS}$  versus  $V_{GS}$  with  $V_{DS} = 1$  V and 0.1 V

Where  $w$  is width of FET,  $\mu$  is mobility of charge carriers,  $Q$  denote the charge density and  $\phi_F(x)$  is potential (Fermi). GAA nanowire can be modeled using 1-D charge model. Current expression describe in terms of charge density at both end of channel [13].

$$I_{DS} = \frac{2\pi R}{L} \mu \left[ 2 \frac{KT}{q} (Q_s - Q_d) + \frac{(Q_s^2 - Q_d^2)}{2C_{ox}} + \frac{KT}{q} Q_0 \log \left[ \frac{Q_d + Q_0}{Q_d - Q_0} \right] \right] \quad (2)$$

$$Q_0 = 4 \left( \frac{KTC_{ox}}{q} \right) \quad (3)$$

Where  $Q_s$  and  $Q_d$  are the density of charge carriers at the source and drain end of FET,  $R$  is radius of nanowire,  $C_{ox}$  is capacitance of gate oxide.




Fig. 3(a)  $I_D$ - $V_{DS}$  curve for  $V_{GS} = 1$  V and  $V_{GS} = 0.6$  V.




Fig. 3(b)  $I_D$ - $V_{DS}$  curve for  $V_{GS} = 1$  V and  $V_{GS} = 0.6$  V.


Channel length of 45 nm for both p-FET and n-FET is fixed. Leakage current minimization occurs due to volume inversion of surrounding gate [14]. As substrate is used as back gate for gate-all-around structure that made to be grounded then there some asymmetry observed in the output characteristics. Current intensity is low in the direction of forward bias of drain.  $I_D$  saturation current is observed 5.7mA for  $V_{GS} = 1$  V. Performance of GAA transistor is described by respective parameter that include generally, the Sub threshold slope (SS) the drain induced barrier lowering (DIBL), transconductance (gm), on-off current ratio ( $I_{ON} / I_{OFF}$ ) and mobility of transistor ( $\mu$ ). The Subthreshold slope (SS) can be defined is the inverse slope of  $I_D$  - $V_{GS}$  curve that is observed one decade change in on drive current  $I_{DS}$ . SS can be calculated by equation

$$SS = \frac{\Delta V_{DS}}{\log(\Delta I_{DS})} \quad (4)$$


$$S_{SS} = \ln(10) \frac{KT}{q} \left( 1 + \frac{C_d}{C_{ox}} \right) \quad (5)$$

Where  $C_d$  is the capacitance at drain end and  $C_{OX}$  is the gate oxide capacitance. Low power CMOS devices generally required minimization of Subthreshold swing value. SS is achieved to the value of 110mV/dec in GAA NW devices for channel length of 45 nm. In cylindrical nanowire GAA FET, the SS and DIBL generally keep short channel effect control that generally depend on  $\alpha = L/2\lambda$ , a scaling factor on gate length and  $\lambda$  the natural length of the FET depend on  $\epsilon_{si}$  and  $\epsilon_{ox}$  that is dielectric constants of silicon and silicon oxide, where  $t_{si}$  and  $t_{ox}$  are the nanowire diameter and thickness of the gate dielectric. Natural length [15] is defined by below given equation.

$$\lambda = \sqrt{\frac{\epsilon_{si}^2 t_{si}^2 \ln\left(1 + \frac{2t_{ox}}{t_{si}}\right) + \epsilon_{ox} t_{si}^2}{16\epsilon_{ox}}} \quad (6)$$



**Fig. 4(a) Show DIBL (mV/V) curve of NW GAA FET**



**Fig.4(b) Represent curve of SS (Subthreshold Slope) in mV/V.**

DIBL can be defined transition of slope of curve due to change in threshold voltage when voltage supply  $V_{DD}$  is given at two different voltage levels.

$$DIBL = \frac{V_{t1} - V_{t2}}{V_{DS}(1V) - V_{DS}(0.1V)} \quad (7)$$

Where  $V_{t1}$  and  $V_{t2}$  are the threshold voltage at different  $V_{DS}$  level.  $V_{DD} = 1V$  and  $0.6V$  is applied then gate-all-around structure achieved better and good performance with and low drain-induced barrier lowering(DIBL) (28 mV/V),sharp gate electrostatic control. Linear region of the characteristics curve of  $I_{DS}$  versus  $V_{GS}$  curve at  $V_{DS}$  supply of  $1V$  show the transconductance  $g_m$  that is slope of the curve. The transconductance is obtained  $63.8\mu S/\mu m$  when channel length fixed to  $45nm$ . High transconductance observed due to surrounding gate structure.  $I_{ON}/I_{OFF}$  ratio can be evaluated by observing the saturation current that is  $I_{ON}$  and depletion current that is  $I_{OFF}$  in the graph of  $I_{DS}$  versus  $V_{GS}$  on logarithmic scale.  $I_{ON}/I_{OFF}$  ratio come to  $1.4 \times 10^7$ . The mobility of charge carriers (hole) of silicon nanowire

transistor can be evaluated by revealed its transconductance with the help of equation.

$$\mu_M = \frac{g_m L^2}{C_{NV} ds} \quad (8)$$

$$g_m = \frac{dI_{DS}}{dV_{GS}} \quad (9)$$

Where  $g_m$  is transconductance,  $\mu_M$  is mobility of charge carriers and  $L$  is the length of nanowire where  $C$  represent capacitance of gate of nanowire,  $L$  represent gate length,  $N$  represent number of nanowire [15]. Gate capacitance can be evaluated with the help of equation described by expression.

$$C = \frac{2\epsilon_0 \epsilon_{SiO_2} L}{\ln(r_G/r_{NW})} \quad (10)$$


Where  $\epsilon_0$  is the permittivity,  $\epsilon_{SiO_2}$  is the dielectric constant of the gate  $SiO_2$ ,  $r_G$  is gate electrode inner radius, and  $r_{NW}$  is the radius of nanowire. Average mobility of nanowire is obtained that becomes high as previously observed [16], [17]. Figure 4 shows DIBL effect with transition of threshold voltage and Subthreshold slope that provide better electrostatic gate control due to surrounding gate structure.

special purposes, such as distinguishing source code text. If Times Roman is not available, try the font named Computer Modern Roman. On a Macintosh, use the font named Times. Right margins should be justified, not ragged.

### 3. CMOS DEVICE (INVERTER)

#### SIMULATION AND ANALYSIS

CMOS inverters are designed with GAA configuration that kept same nanowire diameter (equivalent to width  $W$  in CMOS) for p-transistors and n-transistors with channel lengths  $45nm$  to describe static and dynamic performances. This configuration has same diameter of wire  $80nm$  for p-MOS and n-MOS. There is little asymmetry observed in drive current due to the same length  $L$  of n and p configuration of MOSFET. Figure 5 shows typical layout of GAA CMOS inverter.



**Fig. 5 Show layout of GAA Nanowire CMOS inverter**

Inverter analysis shows sharp voltage transfer characteristics with high noise margin( $NMH = 0.82V$  and  $NML = 0.41V$ )


with gain of ~10.1 for supply voltage VDD = 1 V. The noise margins and the gain are comparable with the fabricated lateral device characteristics observed in [12]. Noise margin can be calculated by analyzing the static behavior curve.

$$NM_H = V_{OH} - V_{IL} \quad (11)$$


$$NM_L = V_{IL} - V_{OL} \quad (12)$$

$$SNM = \min(NM_H, NM_L) \quad (13)$$

Figure 6 shows inverter static characteristics curve for simulated GAA inverter. The static characteristic of input-output curve of GAA silicon nanowire is revealed output flow is smaller due to faster rise and fall time of input. Lower current at peak flows in inverter during switching occurs from low to high or vice-versa. Short-circuit power dissipation occurs which can be minimized by properly design [17]. Power dissipation come out when VDD = 1 V is 15.58 pW.




**Fig. 6(a) Output transition (VOUT)-Input transition (VIN)**



**Fig. 6(b) Voltage gain versus Input pulse (VIN) at VDD = 1**

The dynamic characteristics of single nanowire (80 nm diameter) inverters channel lengths of 45nm is shown in Figure 7. The dynamic behavior is performed by supply of voltage pulse of 1 V. Asymmetry is noticed in rise and fall duration in the inverter is associated to the discrepancy in n-MOS and p-MOS impulse with both FET being design on same wire with diameter of 80 nm. The dynamic characteristic observed when 20ns pulse of 1 V is applied having rise and fall time of 1 ns. Fig 7 show inverted characteristics of input signal. Larger load revealed lower drive potential, amplitude of output pulse is smaller than input pulse. Delay of inverter is observed 0.39 ns by fixed the channel length to 45 nm it becomes lower than when scaling of channel length is done. GAA inverter achieved 70% reduction of leakage power and 85% saving the power with supply of voltage VDD = 1 V. Low leakage power 15.58 pw and average power consumption 2.8 μw is evaluated in 45 nm

technology. A reduction of delay up to 45% when scaling of channel length from 180 nm to 45 nm is done. Results of simulated inverter better than reported Fin-FET based inverter [18-20].



**Fig. 7 Dynamic performance curve of CMOS inverter.**

#### 4. RESULTS AND ANALYSIS

GAA inverter developed by 45 nm technology using Cadence tool is compared with 180 nm channel length. Low DIBL and high subthreshold slope is observed in 45 nm. Table 1 shows the comparison of different output parameters in respect of channel length. Inverter configuration has a reduction of delay (30%) and static power decrease is observed when comparison is done with 180 nm channel length. GAA inverter provide 85% lower power consumption than same configuration in 180 nm. High voltage gain ~10.1 and high noise margin (NMH = 0.82 V and NML = 0.41 V), therefore overall performance enhanced. GAA NW devices have excellent performance in respect of scaling of channel length. Short channel effect moderately reduced compared to planar one. GAA observed better improved performance result where scaling of channel is done.

**Table 1. Output parameters values of silicon nanowire FET at different channel length.**

Output Parameters	Nanowire = 180 nm	Nanowire = 45 nm
Average Power(μW)	26.91	2.08
Leakage Power(pW)	42.79	15.58
Delay(ns)	0.57	0.39
Voltage gain(V/V)	7.07	10.1
Transconductance(μs/μm )	12.28	63.8
SNM(V)	0.14	0.33
DIBL	110 mV/V	64 mV/V
Subthreshold	42.68 mV/dec	95 mV/dec
ION/IOFF	5×10 <sup>6</sup>	1.4×10 <sup>7</sup>

#### 5. CONCLUSION

This paper observed the GAA silicon nanowire CMOS inverter configuration using 45 nm technology. Inverter show

low static power dissipation 15.58 pW and improved average power consumption 2.08  $\mu$ W as scaling is done on channel length from 180 nm to 45 nm. GAA has lower delay 0.39 ns in channel length 45 nm as compared with larger channel length of 180 nm. High noise margin estimation 0.33 V, sharp transition characteristics, low drain induced lower barrier DIBL 64mV/V, and better Subthreshold slope 95mV/dec introduce excellent performance as compared with increased channel length.

## 6. ACKNOWLEDGEMENT

The authors would have been grateful to ITM Universe Gwalior provide cadence software lab and valuable support by its staff.

## 7. REFERENCES

- [1] Sarunya Bangsaruntip, Guy M. Cohen, Amlan Majumdar, and Jeffrey W. Sleight, "Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs," IEEE Electron Device Lett., vol. 31, no. 9, pp. 903-905 September 2010
- [2] B. Yu, Y. Yuan, J. Song, and Y. Taur, "A two dimensional analytical solution for short-channel effects in nanowire MOSFETs," IEEE Trans. Electron Devices, vol. 56, no. 10, pp. 2357-2362, Oct. 2009
- [3] N. Singh, K. D. Buddharaju, S. K. Manhas, A. Agarwal, S. C. Ru, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "Si, SiGe nanowire devices by top-down technology and their applications," IEEE Trans. Electron Devices, vol. 55, no. 11 pp. 3107-3118, Nov. 2008.
- [4] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "High-Performance Fully Depleted Silicon Nanowire (Diameter  $\leq$  5 nm) Gate-All-Around CMOS Devices," IEEE Electron Device Lett. vol. 27, no. 5, pp. 383-386 May 2006.
- [5] J. Guo, J. Wang, E. Polizzi, S. Datta, and M. Lundstrom, "Electrostatics of nanowire transistors," IEEE Trans. Nanotechnol., vol. 2, no. 4 pp. 329-334, Dec. 2003.
- [6] S. H. Oh, D. Monroe, and J. M. Hergenrother, "Analytical description of short-channel effects in fully depleted double-gate and cylindrical surrounding-gate MOSFETs," IEEE Electron Device Lett., vol. 21, no. 9, pp. 445-447, Sep. 2000.
- [7] B. Doyle, S. Datta, M. Doczy, S. Harelend, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, "High performance fully-depleted tri-gate CMOS transistor," IEEE Electron Device Lett., vol. 24, no. 4, pp. 263-265, Apr. 2003.
- [8] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully depleted, surrounding-gate MOSFETs," IEEE Electron Device Lett., vol. 18, no. 2, pp. 74-76, Feb. 1997
- [9] S. H. Oh, D. Monroe, and J. M. Hergenrother, "Analytical description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs," IEEE Electron Device Lett., vol. 21, no. 9, pp. 445-447, Sep. 2000
- [10] B. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, and D. L. Kwong, "silicon nanowire formation and gate-all-around MOSFET," IEEE Electron Device Lett., vol. 29, no. 7, pp. 791-794, July. 2008.
- [11] Satish Maheshwaram, S. K. Manhas, Gaurav Kaushal, Bulusu Anand, and Navab Singh, "silicon nano-wire gate-all-around field effect transistor based nanoscale CMOS," IEEE Electron Device Lett., vol. 32, no. 8, pp. 1011-1013, August 2011.
- [12] S. C. Rustagi, N. Singh, W. W. Fang, K. D. Buddharaju, S. R. Omampuliyar, S. H. G. Teo, C. H. Tung, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "CMOS inverter based on gate-all-around silicon-nanowire MOSFETs fabricated using top-down approach," IEEE Electron Device Lett., vol. 28, no. 11, pp. 1021-1024, Nov. 2007.
- [13] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance," IEEE Electron Device Lett., vol. EDL-8, no. 9, pp. 410-412, Sep. 1987.
- [14] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully depleted, surrounding-gate MOSFETs," IEEE Electron Device Lett., vol. 18, no. 2, pp. 74-76, Feb. 1997.
- [15] A. K. Sharma, S. H. Zaidi, S. Lucero, S. R. J. Brueck, and N. E. Islam, "Mobility and transverse field effects in channel conduction of wrap-around-gate nanowire MOSFETs," Proc. Inst. Elect. Eng.-Circuits Device Syst., vol. 151, no. 5, pp. 422-430, Oct. 2004
- [16] S. Y. Lee, S.-M. Kim, E.-J. Yoon, C.-W. Oh, I. Chung, D. Park, and K. Kim, "A novel multibranch-channel MOSFET (MBCFET): Fabrication technologies and characterization," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 253-257, Dec. 2003.
- [17] A. A. Hamoui and N. A. Rumin, "An analytical model for current, delay and power analysis of submicron CMOS logic circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 10, pp. 999-1007, Oct. 2000.
- [18] J. R. Hauser, "Noise margin criteria for digital logic circuits" IEEE Trans on Education, V 36, no. 4, Nov. 1993, pp. 363-368.
- [19] B. A. Rainey, B. M. Fried, M. Jeong, J. Kedzierski, E. J. Nowak, "Demonstration of FinFET CMOS circuits", IEEE Dev Res. Conf. Proc., 2002, pp. 47-48.
- [20] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin and D. Kyser, "FinFET scaling to 10nm gate length", in IEDM Tech. Dig., 2002, pp. 251-254