# Study of Various Faults on Physical Level using Microwind2

Monika Barhane M.Tech Scholar,NIIST Bhopal(M.P) Puran Gaur Ass. Professor, NIIST Bhopal(M.P)

Rajeev Thakur Ass. Professor, NIIST Bhopal(M.P)

#### ABSTRACT

In this contribution, we present microwind2 based fault simulation environment. Many faults may occur on the circuit level as well as physical level. To fulfill our goal, the layout design of BCD to Excess-3 code converter is taken and the effect of various faults such as latchup, distribution of RC effect, input waveform slope and bridging fault are seen. The effect of these faults are examined on the various foundries of cmos:  $0.12 \ \mu$  m,  $0.18 \ \mu$  m,  $0.25 \ \mu$  m and  $0.8 \ \mu$  m. Experimental and simulation results show the effect of faults on layout design.

#### **KEYWORDS**

DSCH2, microwind2, latchup fault, input waveform slope, RC effect, bridging fault.

#### **1. INTRODUCTION**

CMOS (Complementry Metal Oxide Silicon) technology played a significant role in the global integrated circuit industry, because it has several advantages i.e. low power dissipation, excellent noise immunity, high packing density and a wide range of supply voltages. But, during the operation of circuitry, versatile faults take place which result degradation in cmos parameters.

In a conventional silicon gate process an MOS device requires a gate-forming region and a source/drain-forming region, which consists of diffusion, polysilicon and metal layers separated by insulating layers.

Many faults have detected on the circuit level in previous year papers. Transient bit-flip faults detected in sequential elements of a digital design[1], the effect of faults is seen on cryptographic design. The speed of fault detection is also important parameter. The effect of open switch fault is seen on the five-leg converter [2] where converter has five legs before the fault occurrence and after fault occurrence the converter continues function with four legs. When any device is in process, then its speed should be controllable, the modeling and FPGA implementation of a PMSM speed controller is done [3]. Ionizing radiation has also major effect on digital electronics [4], which causes of logical faults. Faults may occur on the on- chip design substations due to the power consumption.

In this paper, we design the BCD to excess-3 code converter and determine the effect of various faults on layout design. Because occurence of faults is responsible for more power consumption which is the most important parameter of cmos. Power consumption is calculated on various foundries.

In section 2, design of bcd to excess-3 code converter is shown with its timing diagram. In section 3, the impact and analysis of various type of faults are presented on layout design. Section 4 reveals the effect using experimental results. Section 5 gives the conclusion.

# 2. DESIGN OF BCD TO EXCESS-3 CODE CONVERTER

Here design of BCD to excess-3 code converter is shown in which four bits a, b, c, d are taken to represent input signal and corresponding bits w, x, y, z show the behaviour with respect to the bits.

		BCD			Exces	ss-3	
а	b	с	d	w	Х	У	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

Now, we shall study about the impact of faults on the layout design, we see that how power consumption parameter is affected from the faults in section 3.

#### **3. IMPACT OF FAULTS**

Complementry MOS circuits take advantage of the fact that both n-channel and p-channel devices can be fabricated on the same substrate. CMOS circuits consist of both types of MOS devices interconnected to form logic functions [6]. In either logic state, one MOS transistor is on while the other is off, the dc power dissipation of the CMOS circuit is extremely low, usually on the order of 10 nW.

#### 3.1 Latch up fault

The source of the latch up effect can be explained by examining the process cross section of a CMOS inverter [7].

The schematic depicts, in addition to the expected nmos and pmos transistors, a circuit composed of an npntransistor, a pnp- transistor and resistors connected between the power and ground rails. This parasitic circuit draws a large current above some critical voltage. This results in a short circuit. For latch up to occur, the parasitic npn- pnp circuit has to be triggered. Two distinct methods of triggering are possible:- Lateral triggering occurs when a current flows in the emitter of the lateral npn- transistor. The static trigger point is set by

- (1) Lateral triggering
- (2) Vertical triggering



Fig. 1 Circuit design of BCD to Excess-3 code converter



Fig. 2 Timing diagram

$$I_{ntrigger} pprox rac{V_{pnp-on}}{lpha_{npn} R_{well}}$$

$$V_{pnp-on} = 0.7 V$$

 $\alpha_{npn}$  = common base gain

$$R_{well} =$$
 well resistance

From above, we can see that if  $R_{well}$  resistance increases triggering current becomes small and at the small value of  $I_{ntrigger}$ , parasitic transistor is triggered. To examine the effect of this fault, we take the value of  $R_{well}$  100  $\Omega$ .

Vertical triggering occurs when a sufficient current is injected into the emitter of the vertical pnp- transistor. Latch up depends on the pulse widths, speed of the transistor.

For latch up condition

$$\alpha_{npn} + \alpha_{pnp} = 1$$

Where, 
$$\alpha_{npn} = \frac{I_{cn}}{I_{en}}$$
,  $\alpha_{pnp} = \frac{I_{cp}}{I_{EP}}$ 

#### 3.2 Distributed RC effects

The propagation of a signal along a wire depends on many factors, including the distributed resistance and capacitance of the wire, the impedance of the driving source and the load impedance [7].

For very long wires, propagation delays caused by distributed resistance capacitance (RC) in the wiring layer can dominate. This transmission line effect is particularly severe in poly wires because of the relatively high resistance of this layer.

A long wire can be represented in terms of several RC sections. The response at node  $V_{\rm j}$  with respect to time is then given by

$$C \frac{dV_{j}}{dt} = (I_{j-1} - I_{j})$$
$$= \frac{(V_{j-1} - V_{j})}{R} - \frac{(V_{j} - V_{j+1})}{R}$$

If the number of sections in the network becomes large, the above expression reduces to the differential form:

$$rc\frac{dV}{dt} = \frac{d^2V}{dx^2}$$

Where x= distance from input

r= resistance per unit length

a discrete analysis of the circuit shown in figure gives an approximate signal delay of

$$t_n = 0.7 \times \frac{RCn(n+1)}{2}$$

Where n= number of sections

As n becomes very large, this reduces to  $t_1 = 0.7 \frac{rcl^2}{2}$ 

Where r= resistance per unit length

c= capacitance per unit length

l= length of the wire

The  $l^2$  term in equation shows that signal delay will be totally dominated by this RC effect for very long signal paths.

To examine this effect, we take the value of R is 50  $\Omega\,$  and C is 0.05 pf.

#### 3.3 Input waveform slope

If any circuit consists of many inputs, then different slope of the input waveforms can modify the delay of a gate. When the input rises or falls rapidly, the delay of the charge or discharge path is determined by the rate at which the transistors in the path can charge or discharge the capacitors in the tree. When the input changes slowly, it will contribute to the output delay. The rise time is given by

$$t_{dr} = t_{dr-step} + \frac{t_{input-fall}}{6} (1-2p)$$

Where

 $t_{dr-step}$  = the step-input rise time calculated in equation

 $t_{input-fall}$  = the input fall time

$$p = \frac{V_{tp}}{V_{DD}}$$

$$t_{dr-step} = A_p \, \frac{C_L}{\beta_p}$$

 $A_n$  = process constant for a specific supply voltage.

$$A_{p} = \frac{1}{V_{DD}(1+p)} \left[ \frac{-2p}{1+p} + \ln\left(\frac{2(1+p) - V_{0}}{V_{0}}\right) \right]$$

Similarly,

$$t_{df} = t_{df-step} + \frac{t_{input-rise}}{6} (1+2n)$$
$$n = \frac{V_{tn}}{V_{DD}}$$

This is valid for input rise or fall times that satisfy the following criteria:

$$\frac{t_{input-rise}\beta_p V_{DD}}{C_L} < \frac{6p}{\left(1-p\right)^3}$$

and

$$\frac{t_{input-fall}\beta_n V_{DD}}{C_L} < \frac{6n}{\left(1-n\right)^3}$$

Three factors on which delay time depends:

(1)  $t_d$  is directly proportional to load capacitance ( $C_L$ ).

(2)  $t_d$  is inversely proportional to supply voltage ( $V_{DD}$ ).

(3)  $t_d$  is inversely proportional to  $\beta$ .

To examine this fault we give the different time to the all t

input signals like low time  $\binom{t_l}{0.775}$  ns for input 'd', 1.540 ns for input 'c', 2.975 ns for input 'b' and 7.975 ns for input 'a',  $\mu m$ 

## **3.4 Bridging fault**

With the increase in the number or devices on the VLSI chips, the probability of shorts between two or more signal lines has been significantly increased. Unintended shorts between the lines form a class of permanent faults, known as bridging faults [8]. It has been observed that physical defects in MOS (Metal oxide semiconductor) circuits are created as bridging faults more than as any other type of fault. Bridging faults can be categorized into three groups:

Input bridging

Feedback bridging

Non feedback bridging

The probable bridging fault in the circuit (or in any other CMOS circuit) can be grouped into four categories.

Metal poly silicon short

- (2) Poly silicon n-diffusion short
- (3) Poly silicon p-diffusion short

To examine the effect of this fault, we take metal poly silicon

shorting. Here four layout designs are shown below.

<u>File V</u>	iew	Edit	Simula	te <u>C</u>	ompil	e <u>A</u> r	nalysis	Help																		
🖻	1 🖬	• 🕶	<b>ð</b> (	<b>b</b> Q	୍୍	all	14	<u>۶</u>	 30	R A	🔁 🖌	44	:•													
50 lambd																										
1																										
				-			-		 			 		 		 		 	 	 	 	 		 -	and hop of	
		400 200		1e								ri i i		<b>.</b>	1.	61	tre i			H.			ЪĽ			
		- 5	S																							

Fig. 3 Layout design of latch up fault

🎭 Micro	owine	2 - Ex	ample.	msk		-	-			-		-																π.		. 0	x
<u>F</u> ile <u>V</u>	iew	Edit	Simula	te <u>C</u> o	ompil	le <u>A</u> n	nalysis	He	lp																						
1		7	06	⊧ Q	୍ର୍	att	<b>1</b> 4-1		2.19	<b>#</b> i	<u>n</u> 1	A	L I	6		+≑	•														
50 lambd	a ·																														
3.000µm																															
1																															
1																															
1																															
1.0																															
	<u> a hain da an in daominina ana ana an an an an an an an an an an</u>																														
	· 通知語 au																														
1																															
2062 hor	0.5													lo Fre				CMOS	0.12.	m 61	Motal (1	201/21	5010								
2963 box	es												1	No Erro	or			CMOS	0.12µ	m - 6 I	vletal (1	1.20V,2.5	50V)								

Fig.4 Layout design of distributed RC effect



Fig.5 Layout design of input waveform slope

🏇 Mic	rowir	nd 2 -	Exan	nple.m	isk		-						-																													. 0	×
Eile	View	Edit	t Si	mulate	e <u>c</u> o	ompi	ie Ai	nalysi	is <u>t</u>	telp L	2 <del>-</del>	30		A	Ŧ	6	-	. ≜	•																								
50 lam	sta																	-				•	-				•									•	•			•	•		
3.000µ	n .																																										
1																																											
					**	-	-		1	ra ya	de la com	17		<b>6</b> 12	1411	-		**	-	es.					e e	a 24	-	-	242	e e	200 200	-	-	<b>1</b> 242	1242	-	4545	-	242	4242	4545	an an c	23
				Ľ,			÷		H						b t			Ш											1					٤.		11	ĿĽ.	Ш		11		1	
	£								1																																		
	7	2 X																																									
2947 bi	oxes														N	lo Erro	ır			CMC	OS 0.12	μm - (	5 Meta	I (1.20	V,2.50	V)																	

Fig.6 Layout design of bridging fault

### 4. EXPERIMENT RESULTS

Cmos	Without	Latch up	RC-effect	Input waveform	Bridging
foundry	fault(mW)	fault (mW)	(mW)	slope (mW)	fault (mW)
0.12 µm	0.767	0.801	0.932	0.766	1.105
0.18 µm	0.418	0.424	0.738	0.412	0.801
0.25 µm	0.924	0.877	1.011	0.924	1.175
0.8 µm	0.370	0.698	0.368	0.365	0.424

#### **5. CONCLUSION**

Here we see that the various faults influence the different foundry in a different manner.

We saw the effect of faults that are following:

- (a) Latch up
- (b) Distributed RC effect
- (c) Delay fault on the input waveform
- (d) Bridging fault

Power consumption plays widespread role on any level design. In order to proper operation of any circuit, it requires that it gives desired output at the low power consumption. But during the process, many faults occur which are responsible to enhance the power consumption.

So, if we use optimization of the parameters, we can control the power consumption.

#### REFERENCES

- Angelika Janning, Johann Heyszl, Frederic Stumpf and Georg Sigl, September 28, 2011, ISBN 978-1-4577-1463-4. A cost –Effective FPGA-based Fault Simulation Environment.
- [2] Mahmoud Shahbazi, Philippe Poure, Shahrokh Saadate and Mohammad Reza Zolghadri, September 6, 2011, ISSN 0278-0046. Fault Tolerant Five Leg Converter Topology with FPGA-based Reconfigurable Control.
- [3] Bogdan Alecsa, Marcian N. Cirstea and Alexandru Onea, IEEE transactions on industrial informatics, vol.8, no.3, august 2012, ISSN 1551-3203.Simulink Modeling and Design of an efficient hardware-constrained FPGA-based PMSM speed controller.
- [4] Todd Buerkle, Brock J. LaMeres, Todd Kaiser, Eric Gowens, Laurie Smoot, Tiffany Heetderks, Katie Schipf, Lizzy Clem, Steph Schielke and Rachael Luhr, IEEE sensors journal, vol.12, no.6, june 2012, ISSN 1530-437X. Ionizing Radiation Detector for Environmental Awareness in FPGA-based Flight Computers.
- [5] Wen-Hui Chen & Chao-Tang Li, vol.35, issue 6, September 2012. Fault section estimation for distribution substations using on chip design.

- [6] M. Morris Mano, Digital Logic and Computer Design, PHI.
- [7] Neil and Waste, CMOS VLSI design circuits.
- [8] Parag K. Lala, Fault tolerant and fault testable hardware design.
- [9] Junfeng Fan, Xu Guo, Elke De Mulder and Patrick Schaumont, Hardware-Oriented
- [10] Security and Trust (HOST), 2010 IEEE International Symposium on, 2010. State of the art of secure ECC implementations: a survey on known side- channel attacks and countermeasures.
- [11] P. Duan, K. Xie, L. Zhang, and X. Rong. IEEE Transactions on Power Electronics, vol. 26, pp. 816-821, 2011. Open-switch fault diagnosis and system reconfiguration of doubly fed wind power converter used in a microgrid.
- [12] D. Campos-Delgado and D. Espinoza-Trejo, IEEE Transactions on Industrial Electronics, vol. 58, pp. 671-679, 2011. An Observer-Based Diagnosis Scheme for Single and Simultaneous Open-Switch Faults in Induction Motor Drives
- [13] S. Karimi, A. Gaillard, P. Poure, and S. Saadate, IEEE Transactions on Industrial Electronics, vol. 55, pp. 4299-4308, Dec 2008. FPGA-Based Real- Time Power Converter Failure Diagnosis for Wind Energy Conversion Systems.
- [14] W. Sleszynski, J. Nieznanski, and A. Cichowski, IEEE Transactions on Industrial Electronics, vol. 56, pp. 4681-4688, 2009. Open-transistor fault diagnostics in voltagesource inverters by analyzing the load currents.
- [15] D. U. Campos-Delgado, D. R. Espinoza-Trejo, and E. Palacios, IET Electric Power Applications, vol. 2, pp. 121-134, Mar 2008., Fault tolerant control in variable speed drives: a survey.
- [16] A. Yazdani, H. Sepahvand, M. L. Crow, and M. Ferdowsi, IEEE Transactions on Industrial Electronics, vol. 58, pp. 1307-1315, 2011. Fault Detection and Mitigation in Multilevel Converter STATCOMs
- [17] M. Turala, Nucl. Instrum. Methods Phys. Res., vol. 541, nos. 1–2, pp. 1–14, 2005.Silicon tracking detectorshistorical overview,"