

Delay Minimization in Multi Level Balanced Interconnect Tree

Shwetambhri Kaushal
 C-DAC, Mohali,
 India

Vemu Sulochana
 C-DAC, Mohali,
 India

ABSTRACT

This paper presents an effective approach to estimate tree interconnect delays in VLSI circuit designs in deep submicron technologies at high frequencies. In this paper, a symmetrical multi-level interconnect tree network topology has been taken up which consists of elementary resistance, inductance in series with capacitance in parallel. A precise method of modeling symmetrical T-tree interconnect network is effectively examined in this paper. By moment matching fine results are obtained at frequencies as high as 2 GHz at 180 nm technology node.

Keywords

Balanced tree, delay, moment matching, multi-level interconnect, VLSI.

1. INTRODUCTION

VLSI technology has undergone swift transition from 10 to 20 micron to 24nanomicon technology which has resulted in a need of continuous modification of circuits. Any circuit consists of components and interconnects to connect these device components, thus leading to the significance of delays contributed by both. Massive research has been performed in order to forecast the signal integrity of the interconnect networks. These interconnects may have delay of their own due to interconnect capacitance, discrete capacitance, the interconnect resistance and in long interconnects due inductance effects.




Figure 1. General RLC interconnect T Tree

As the technology size is shrinking, interconnect delay of high speed digital ICs widely dominate gated delays. During the transmission of data stream, these can be sources of signal distortions and asynchronous effects. In this paper, multilevel T tree structure was investigated as shown in Figure 1.

Interconnect tree can be modeled as a distributed RC tree model such as: (i) a lumped capacitor between ground and another node (ii) a lumped resistor between two non ground nodes (iii) an RC line with no direct path to ground (iv) any two RC trees (with common ground) connected together to a non ground

node. In high-speed interconnect design inductance plays a key role in the origin of noise leading to output waveforms which are no longer smooth as in case of RC, thus RLC lines and RLC tree are considered as shown in Figure 2.




Figure 2. Interconnect as a distributed RLC model

The delay models used to assess interconnect delay in interconnect design have evolved from the simplistic lumped RC model to the sophisticated high order moment matching delay model. As the circuit complexity increases, so does complexity of the interconnections as the case may be for tree networks. Thus more and more accurate and relevant models are needed for the multilevel T-tree interconnections[11]. In this paper the model permits an easy and accurate estimation of signal distortions and losses caused by the balanced tree distribution network at high frequencies.

This paper is further organized as follows –A brief overview of RLC interconnects model and higher order moment matching has been done in the next section. Simulation results and waveforms have been explained in section 3, followed by conclusion in section 4.

2. BACKGROUND

As a signal propagates across a conductor, each new section acts electrically as a small lumped circuit element. In its simplest form, called the lossless model, the equivalent circuit of a transmission line has resistance, inductance and capacitance. These elements are distributed uniformly down the length of the line, as shown in Figure 3. with $V_1(s)$, $I_1(s)$ as input voltage and current; and $V_2(s)$, $I_2(s)$ as output voltage and current.




Figure 3. Lossless transmission line as RLC interconnect

The ABCD matrix for the lossless transmission line [1-2] of length h and characteristic impedance Z_0 is

$$\begin{bmatrix} V_1(s) \\ I_1(s) \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} V_2(s) \\ I_2(s) \end{bmatrix}$$

Where ABCD matrix is as given below

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} \cosh(\theta h) & Z_0 \sinh(\theta h) \\ \frac{\sinh(\theta h)}{Z_0} & \cosh(\theta h) \end{bmatrix}$$

The propagation constant $\theta = \sqrt{Z(s) \cdot sC}$, characteristic impedance $Z_0 = \sqrt{Z(s) / sC}$ and $Z(s) = R + Ls$, the per unit length resistance, inductance and capacitance are denoted by R , L and C respectively [9].

ABCD parameters and their expansions[3] for a distributed RLC transmission line are

$$A = \cosh \theta h$$

$$= 1 + \frac{1}{2!} h^2 RCs + \left(\frac{1}{2!} h^2 LC + \frac{1}{4!} h^4 R^2 C \right) s^2 + \dots (1)$$

$$B = Z_0 \sinh(\theta h)$$

$$= Rh + \left(Lh + \frac{1}{3!} R^2 Ch^3 \right) s + \left(\frac{2}{3!} RLCh^3 + \frac{1}{5!} h^5 R^3 C^2 \right) s^2 + \dots (2)$$

$$C = \frac{\sinh(\theta h)}{Z_0}$$

$$= Chs + \frac{1}{3!} C^2 Rh^3 s^2 (3)$$

$$D = A \quad (4)$$

The ABCD matrix values are used to obtain voltage equations at different frequencies in (6) and (7) respectively.

$$V_2(s) = \frac{V_1}{s \cosh \sqrt{(R+sL)sC}} \quad (5)$$

Equation (5) is used to calculate the output voltage $V_2(s)$ at normal frequency. When the input voltage is 1.8V the output voltage at normal frequency by (5) is 1.805V.

On considering special cases such as output voltage at lower and high frequencies, (5) can be written in terms of RC and LC respectively.

Case-1: Low Frequency; $R \gg \omega L$

$$V_2(s) = \frac{V_1}{s \cosh \sqrt{sRC}} \quad (6)$$

At low frequency, considering input $V_1(s)$ as 1.8V, output voltage $V_2(s)$ is calculated as 1.82V by using (6).

Case-2: High Frequency; $R \ll \omega L$

$$V_2(s) = \frac{V_1}{s \cosh \sqrt{sLC}} \quad (7)$$

At high frequency, considering input $V_1(s)$ as 1.8V, output voltage $V_2(s)$ is calculated as 1.85V by substituting $V_1(s)$ value in (7).

A T-tree can be easily constructed as shown in the Figure 4.




Figure 4. T-tree with $n=2$ levels of index

For a general interconnect tree[4] the total number of levels are denoted by n , this is well explained through Figure 4 where a general interconnect tree with $n=2$ is shown. The index of a level is represented by i varying from 0 to $n-1$ [7]. $N(i,j)$, $N(0,0)$ and $N(n,j)$ are the j th node in the i th level, the root node and the leaf node respectively where in j varies from 0 to $2i-1$. The load capacitance, C_L for the leaf node is denoted as C_i . $B(i,j)$ is the interconnect between leaf node and the previous node. Every node has two sub-branches other than except the leaf node, these sub-branches are the left sub-branch $B(i+1,2j)$ between nodes $N(i,j)$ and $N(i+1,2j)$; and the right sub-branch $B(i+1,2j+1)$ which is between nodes $N(i,j)$ and $N(i+1,2j+1)$.

The exact delay of an interconnect tree is cumbersome due to complex calculations involved in calculating resistance and inductance values. The total capacitance can be considered to be the sum of all capacitance in the tree i.e. intrinsic or discrete. Thus various methods have been evolved in order to reduce a tree into a linear interconnect so that the delay may be calculated.

It is seen that to calculate delay, Elmore delay utilizes first moment matching of interconnects under the impulse response. For more accurate delay estimation of interconnect, the higher orders of the moment should be considered. In the remaining section, it is shown that how the higher order moments can be efficiently computed. Let $h(t)$ be the impulse response at a node of an interconnect (which may be an RC interconnect, an RLC interconnect, a distributed-RLC or transmission line interconnect). Let $v_1(t)$ be the input voltage of the circuit, $v_{n+1}(t)$ be the output voltage of the node of interest in the circuit, $V_1(s)$ and $V_{N+1}(s)$ be the Laplace transform of $v_1(t)$ and $v_{n+1}(t)$ respectively, the transfer function of $h(t)$ is

$$H(s) = \frac{V_{N+1}(s)}{V_1(s)} \quad (8)$$

Driving point admittance, $Y(s)$ is expressed as

$$Y(s) = \frac{I_{N+1}(s)}{V_{N+1}(s)} = \frac{I_{N+1}(s)}{V_1(s)} H(s) \quad (9)$$

$I_{N+1}(s)$ is the output current. Expanding $Y(s)$ in terms of the transfer functions of current and voltages

$$Y(s) = \frac{a_0^{N+1}s + a_1^{N+1}s^2 + a_2^{N+1}s^3 + \dots}{b_0 + b_1^{N+1}s + b_2^{N+1}s^2 + b_3^{N+1}s^3 + \dots} \quad (10)$$

(10) is the infinite series of driving point admittance in terms of coefficients a_k and b_k .

$$Y(s) = \sum_{i=1}^{\infty} A_i s^i \quad (11)$$

The summation of infinite series of driving point admittance is given in (11).

$$A_i = \frac{-1}{b_0} b_j^{N+1} A_{i-j} + \frac{a_i^{N+1}}{b_0} \quad (12)$$

A_i represent the i th moment function of admittance given by (12). In (12) the driving point admittance moment is expressed

in terms of the coefficients a_k and b_k . Equivalent Driving Point Admittance of RLC Model is obtained using (11)

$$Y_{eq}(s) = sC_1 + \frac{sC_2}{1+sC_2(R_1+sL_1)} \quad (13)$$

On expanding equation (13)

$$Y_{eq}(s) = sC_{tot} + \frac{s^2R_{tot}C_{tot}^2}{3} + s^3 \left(\frac{2R_{tot}^2C_{tot}^3}{15} - \frac{L_{tot}C_{tot}^2}{3} \right) + \dots \quad (14)$$

This simplifies the modeling of the interconnect tree by equating it to an open-ended RLC line with resistance, inductance, and capacitance which are equal to the total interconnect resistance, inductance and capacitance, respectively. It is in turn simplified to a π -model with

$$R = \frac{12R_{tot}}{25}; L = \frac{12L_{tot}}{25}; C_1 = \frac{C_{tot}}{6}; C_2 = \frac{5C_{tot}}{6} \quad (15)$$

For moment computation of a tree of transmission lines, many times first each transmission line is modeled as a large number of uniform lumped RLC segments and then the moments of the resulting RLC tree are computed.

3. EXPERIMENTAL RESULTS

In this section, VLSI interconnect design strategy varying at frequencies 0.5GHz to 2GHz is discussed. Here a balanced tree is considered, a balanced tree exhibits identical delay and identical buffer and interconnect segments from the root of the distribution to all branches, due to the structural symmetry. If the matching is strictly followed, structural skew can be zero. The parameter η is introduced to measure the relative asymmetry of a tree. For example, when η is equal to 2, the length of left branches is twice the length of right branches and the load capacitance of the left leaf nodes is twice that of the right leaf nodes, for balanced tree $\eta = 1$. If interconnect parameters used are $R=0.148 \Omega/\mu m$, $L=0.32 \text{ pH}/\mu m$, $C=0.18 \text{ fF}/\mu m$ and $\eta = 1$, length of left branch and right branch would be $1000\mu m$ and load capacitances in each branch would be 80 fF [10]. This tree symmetry is shown in Figure 5 with RLC values stated above.




Figure 5. A symmetrical tree with load capacitances of 80 fF load at leaf nodes.

The technology parameters used in the design are given in Table 1.

Table 1 Technology Parameters

Technology(nm)	180
Voltage(V)	1.8

$h(\mu m)$	1000
$R(\Omega/\mu m)$	0.148
$L(\text{pH}/\mu m)$	0.32
$C(\text{fF}/\mu m)$	0.18
$h_a=h_b(\mu m)$	1000
$C_a=C_b(\text{fF})$	80

The per unit length resistance, inductance and capacitance are denoted by R , L and C ; h is the total interconnect length. Figure 6 shows that the applied input is a square wave at 0.5 GHz frequency and the corresponding outputs are considered at root node and leaf nodes.




Figure 6. Input and output waveforms of T-tree at in node, net5, o1 and o2 at 0.5 GHz frequency.




Figure 7. Input and output waveforms of T-tree at in node, net5, o1 and o2 at 1 GHz frequency.

From the above results it is observed that the signals obtained at the output are distorted and this distortion grows as the frequency increases. With the growing demand for higher frequency operations inductance effects are largely noticeable. These effects lead to distorted signals affecting the delay. Here delay calculation is the prime focus, thus a tree is reduced to linear two segment interconnect using moment matching and the network so obtained is shown in Figure 8.




Figure 8. Reduced interconnect segment obtained through higher moment.




Figure 11. RLC Interconnect as reduced π model.

The other simulation parameters considered area stop time varying from 8ns to 120ns, 27C temperature conditions, absolute total voltage and current to be $1\mu V$ and $1pA$ with moderate preset.




Figure 9. Input and output waveforms of two segment interconnect at in node, net 4 and out node at 0.5 GHz frequency.




Figure 12. Input output waveform of reduced π model on 0.5 GHz frequency.




Figure 10. Input and output waveforms of two segment interconnect at in node, net 4 and out node at 2 GHz frequency.

On analyzing the simulations it is seen that the signal as well as the delay estimate has improved. Now the interconnect segments is further reduced to RLC segments using basic electrical calculations.




Figure 13. Input output waveform of reduced π model on 2 GHz frequency.

The output is analyzed at different frequencies. The result for 180 nm technology is shown in Table 2.

Table 2. Delay at Different Frequencies for 180 nm Technology

	RLC Tree delay (ps)	RLC Segment delay (ps)	RLCπmodel delay (ps)
0.5 GHz	114.3	61.43	6.57
1 GHz	105.1	54.3	6.57
2 GHz	103.4	49.61	6.517

First step consists of determination of RLC parameters of each piece of line. Then, the transfer matrix is established of the n-level T-tree network after the design of the single input single output network equivalent to the tree[11]. In the last step, it is possible to calculate the delay and also to analyze output according to the targeted applications of the T-tree network. These results confirm the effectiveness of the proposed method analysis. This analysis can be used by the microelectronic circuit designers notably for the fast and accurate estimation of the distortions caused by the tree network whatever its level number be. The obtained results reveal the effectiveness of the developed circuit by theoretic analysis which is aimed to the global n-level symmetrical RLC-tree network through transfer functions. Thus, it was demonstrated that the established model permits an easy and more accurate estimation of signal distortions and losses caused by the clock tree distribution network.

4. CONCLUSIONS

The approach followed in this paper permits convenient and accurate estimation of signal distortions and losses caused by the clock tree distribution network. Through the various obtained results using cadence spectre at 180 nm technology node delay in multilevel balanced interconnect tree was analyzed and reduced by 43% even when operating at a high frequency.

5. ACKNOWLEDGEMENT

A special thanks to C-DAC, Mohali for providing a means to carry out this research work in meticulous way. We are also grateful to MHRD, Govt. of India for providing a platform to do this research work.

6. REFERENCES

[1] Kahng, A.B.; Muddu, S., "Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model," Design Automation, 1994. 31st Conference on , vol., no., pp.563,569, 6-10 June 1994.

[2] Sahoo, S.; Datta, M.; Kar, R., "An Explicit Delay Model for On-Chip VLSI RLC Interconnect," Devices and Communications (ICDeCom), 2011 International Conference on , vol., no., pp.1,5, 24-25 Feb. 2011.

[3] Kahng, A.B.; Muddu, S., "Efficient gate delay modeling for large interconnect loads," Multi-Chip Module Conference, 1996. MCMC-96, Proceedings., 1996 IEEE , vol., no., pp.202,207, 6-7 Feb 1996.

[4] Ismail, Y.I.; Friedman, E.G., "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.8, no.2, pp.195,206, April 2000.

[5] Deodhar, V.V.; Davis, J.A., "Optimization of throughput performance for low-power VLSI interconnects," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.13, no.3, pp.308,318, March 2005.

[6] Saini, S.; Kumar, A.M.; Veeramachaneni, S.; Srinivas, M.B., "An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects," VLSI Design, 2010. VLSID '10. 23rd International Conference on , vol., no., pp.411,416, 3-7 Jan. 2010

[7] ITRS, "Interconnect Technology Roadmap for Semiconductors", 2011 [Online]. Available: <http://public.itrs.net>

[8] Xiao-Chun Li; Jun-Fa Mao; Min Tang, "Accurate simulation method for interconnect trees with frequency-dependent transmission line model," Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings, vol.1, no., pp.2 pp., 4-7 Dec.

[9] Kar, R.; Maheshwari, V.; Maqbool, M.; Mondal, S.; Mal, A.K.; Bhattacharjee, A.K., "Crosstalk aware bandwidth modeling for distributed on-chip RLCG interconnects using difference model approach," Computing Communication and Networking Technologies (ICCCNT), 2010 International Conference on , vol., no., pp.1,5, 29-31 July 2010.

[10] Xiao-Chun Li; Jun-Fa Mao; Hui-Fen Huang, "Accurate analysis of interconnect trees with distributed RLC model and moment matching," Microwave Theory and Techniques, IEEE Transactions on , vol.52, no.9, pp.2199,2206, Sept. 2004.

[11] Ismail, Y.I.; Friedman, E.G.; Neves, J.L., "Repeater insertion in tree structured inductive interconnect," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on , vol.48, no.5, pp.471,481, May.