

A Genetic Algorithm based Scheduling of an Input Queued Switch

D. Raghupathikumar
Associate Professor/CSE
K.L.N.College of Engineering
Sivagangai Dt
Tamilnadu, India

K. Bommanna Raja
Principal
Excel College of Engineering
Salem Dt
Tamilnadu, India

ABSTRACT

This paper is concerned with a Genetic Algorithm based scheduling of an Input-Queued Switch. This paper uses binary encoding of real parameter vectors as chromosomes, as genes and as alleles. In this paper we investigate that a scheduling of IQ with GA we obtain feasible solutions. Initial Population is generated by permutation method and fitness was calculated by weighted sum of the packet arrivals. The tournament method of parent's selection and single point crossover point is adopted. It is tested with 4 X 4 Input Queued switch. The result shows that the GA has been successfully applied to scheduling of IQ switches. Experimental results are also shown that GA based scheduling of an IQ switches have better performance in throughput and low latency.

Keywords

Genetic Algorithm, Input-Queued Switch, Scheduling, Tournament Selection, Crossbar-fabric.

1. INTRODUCTION

The popularity of the Internet can be very much contributed to packet switching as it enables any device to communicate to any device with virtually at any time. The packet switching concept was first invented by Paul Baran in the early 1960's and later on some researchers build the ARPANET, the world's first packet switching network. Over the past few years, several technology trends have converged to Internet and now it provides platform for high performance distributed computing which operates the link rate above gigabits per second. Because of increasing speed, the Internet requires a switching/routing to handle an aggregate traffic. The switches and routers basically store, route and forward these packets before they reach the destination. One of the core functionality of these switches is to transfer the packets arriving at the input ports to the output ports. Although, it is challenging problem to solve this switching at faster line rates. There are different switch architectures and algorithms have evolved. These switches performance was determined by the Scheduling algorithms and Queuing schemes. Since time is slotted at most one packet can be transferred from input port to output port. The Scheduler resolves the contention if more than one packet is contended for the same output. Not all packets can be switched and transmitted to unique output port as soon as they arrive; it is inevitable to buffer some packets. Depending on the position of the buffers, there are different kinds of switch architectures namely Input Queued (IQ), Output Queued (OQ), and Shared Queued etc. Each architecture has its own pros and cons that will be discussed here.

2. ORGANIZATION OF THE PAPER

The rest of the paper is organized as follows. In Section 3 we briefly discuss literature of IQ and GA. Section 4 and 5 explains about IQ's and GA's definitions, terminology etc. In section 6 brief about the scheduling of IQ with GA. Finally, the paper is concluded in Section 8.

3. LITERATURE SURVEY

3.1 Output Queuing

When a packet arrives at an input port, without any delay, cross the switching fabric and immediately placed into the output buffer residing at the output port. At each time-slot, at most one packet leaves each output port, conflicting packets are queued in a buffer at the output-port. Output queuing (OQ) offers high performance for individual data flows or group of flows [1]. OQ provides lowest average cell-delay, since cells are queued only when the output port is transmitting a cell. Therefore, an OQ switch architecture having queues of infinite size can always achieve better throughput for all kinds of traffic. The scheduling algorithms guarantee QoS requirements adopt OQ switches [1] [2][3]. However OQ suffers with the internal speedup [4] problem of the switch. Because packets destined for the same output port may arrive simultaneously from many input ports, the output buffers needs to enqueue the packets at a much higher rate. In other words, the switching fabric and buffer needs to operate at N times faster than link rate. Unfortunately, this OQ is not suitable for architecture which needs scalable in increasing link rates and impractical for high speed switches with large number of ports. OQ switch architecture includes Buffered Crossbar Switch, Knock-Out Output Queued Switch etc.

3.2 Shared Queuing

Shared memory switches are another variant of high speed switches, where memory/buffer shared by all input and output lines. Although, shared memory implementation reduces the aggregate bandwidth compared with OQ. This type of switches is more flexible than dedicated, smaller memory size than OQ. At each time slot, the packets arriving at the input ports are written to the shared memory, which in due time, are read out and sent to the output lines. The shared memory should operate in the aggregate rate of both input ports and the output ports. Because, packets destined for the same output port arrive simultaneously from many input ports, the output port needs to read packets at much higher rate than a single input port may write it which places stringent limits on the switch size. Also, if line rates increase, then memory bandwidth of the switch should also increase linearly. Another drawback is memory has to be accessed twice (for both read and write) in every time slot which automatically increases

access time and memory size increases linearly with line rate. Hence, like OQ switches, shared memory architecture are also not practical for high speed large size switches. Examples for shared memory switches include *Hitachi Switch* etc.

3.3 Input Queuing

This makes Input Queuing (IQ) becomes very appealing for switches with fast line rates or with a large number of ports. The input queued (IQ) switch provides a low-cost architecture for cross bar-based switches designing and it is attractive for very high bandwidth. This is due to that both the memories and the switch fabric need only to operate at the same speed as the line rate which is independent of N. In IQ, packet switch architectures, packets arriving at input lines are queued at input ports maintained by line card. Then packets are dequeued from the input port according to the crossbar constrained imposed by the scheduler i.e. it resolves contention by solving the packets contending for the same output port. During a *switching cycle* only one packet is dequeued from the input port to the output port. Additionally, the selection policy must be designed such that fairness among inputs and outputs is guaranteed. IQ does not have the scaling limitations of OQ or shared queuing. The input-queued switches are impractical because of poor performance; if FIFO queues are used to queue cells at each input, only the first cell in each queue is eligible to be forwarded. As a result, FIFO input queues suffer from Head Of Line (HOL) blocking. When the packet at the head of the FIFO queue is blocked, all the packets behind it are prevented from being transmitted even if the output port they are destined to it is idle. HOL blocking limits the throughput of each input port to a max of 58.6% under uniform traffic and is much lower than that of burst traffic [6]. To overcome this problem, each input queue maintains FIFO queue for each output, hence a total of $N \times N = N^2$ queues are present. This separation of queues eliminates performance degradation due to HOL blocking and the queue is said to be *Virtual Output Queue (VOQ)* or *Destination Queue (DQ)*.

Throughput and delay are the two main quantities with regards to the performance of a Switch Scheduling Algorithm. A Scheduling Algorithm is said to be “*stable*” algorithm if it achieves 100% throughput. A scheduling algorithm selects a Match (or) Matching M. In the technical literature scheduling algorithm faced by cross-based IQ cell switch architectures are described as solutions of the matching problem in bipartite graphs. A Bipartite graph $G = (V, E)$ consists of $2N$ vertices, partitioned into two sets namely M on the left, N on the right and set of V edges connecting vertices on both sides as shown in Fig 1. A matching problem of an IQ switch can be matched to a bipartite graph G. IQ switch with input ports i corresponds to the left side vertices and output ports j corresponds to the right side vertices of a bipartite graph.




Fig 1. Request Graph G




Fig 2. Matching M

These edges are connected by edges E. A weight metric is associated with an all the edges E of the graph G. A match M as shown in Fig 2 on this graph is a selection of any admissible subset of edges E. A subset of admissible edges such that no two edges in M have a common vertex i.e., it never happens that two cells are transferred from input port i to output j thus satisfying the bandwidth restrictions imposed by the crossbar. A match can be *maximum matching* and *maximal matching*. A maximum matching is the largest size matching made on a given graph. A maximal matching is one no further edge can be added without modifying an already matched edge. Therefore a maximum matching is maximal matching but reverse is not true. The Scheduling algorithm of an Input Queued Switch can be classified as

- Maximum Size Matching (MSM) Algorithm
- Maximum Weight Matching (MWM) Algorithm
- Randomization Matching Algorithm

3.3.1 Maximum Size Matching

A MSM is one that finds the maximum numbers of matches between inputs and outputs. In other words, a MSM on the graph G is one that maximizes the number of edges in M. This would provide the highest possible instantaneous throughput in a given time slot. The complexity of solving MSM is $O(N^{5/2})$. A maximal matching can be achieved by adding edges incrementally without modifying/removing the existing edges made earlier. Maximal matching converges for multiple iterations. It provides fairness, QoS support and good throughput under uniform and identically distributed (i.i.d) Bernoulli traffic's. It can lead to instability under inadmissible traffic and they can even lead to starvation. There are several algorithms like PIM [5], iSLIP [6], iFAIR [7], FIRM [8] were proposed in the literature. PIM is 3 Phase iterative algorithm which consists of request, grant and accept phase. During grant and accept, if any unmatched output/input receives grant/accept then they will be chosen by *random selection*. The PIM algorithm is difficult to implement at very high speed due to its randomness.. iSLIP was developed by McKeown and is analyzed extensively in [6]. Each input port and output port has a distinct priority wheel. Input ports accept/grant based on priority wheels, and advance their wheels. However, under non uniform traffic, the pointers are not necessarily desynchronized and the performance potentially degrades. FIRM [8] is fairer than iSLIP, in terms of FCFS service, i.e. it approximates FCFS closer than iSLIP with the use of the round-robin pointers. FIRM provides a basis for a class of distributed scheduling algorithms. In addition to it, there are also scheduling algorithms like MUCS [15]-uses matrix method for scheduling, RPA [14]-gives priority to urgent cells were proposed in the literature.

3.3.2 Maximum Weight Matching

A MWM is one that finds a matching M which maximizes the total weight $W(t) = \sum W_{ij}(t)$ at time slot t provided a weights $W_{ij}(t)$ is attached to the edges of graph G. A switch is stable (for $N \geq 2$) if the MWM algorithm is used [1, 3]. On the other hand, it is known that with the MSM algorithm, a switch can be unstable for $N \geq 3$ [1] (if ties are broken randomly). A MSM is a special case of MWM with all weights $W_{ij}(t) = 1$ at time slot t. The complexity of solving MWM is $O(N^3)$ which infeasible to implement at high speed ports. Some examples are LQF [9], OCF [10], LPF [11]. These algorithms adopt queue occupancies as weights i.e. $W_{ij}(t) = Q_{ij}(t)$ uses the age of the HoL packets as weights to find the maximum weights.

MWM have been used to show that IQ switches with 100% throughput under admissible traffic [1]. However, MWM have intrinsically high computation complexity that is translated into long resolution time and high hardware complexity. The complexity makes these schemes prohibitively expensive for a practical implementation with currently available technologies. However, the hardware and time complexity of these schemes can be considered still high for the ever increasing data rates. In addition, a large number of iterations may be needed to achieve satisfactory matching results, driving the complexity even higher. LQF gives preferences to VOQ with higher occupancy and considers this as weight. It does not consider the waiting time of the cells and leads to starvation. LQF is very difficult to implement in hardware at high speed. OCF gives preference to cells that have been waiting for the longest time. The weight of the LPF algorithm [14] is port occupancy, which is the total number of cells queued at the input and output ports.

3.3.3 Random Matching Algorithm

The basic idea of randomized scheduling is to select the best matching from a set of random matches. Randomized scheduling algorithms have been proposed for input queued switches in an attempt to simplify the scheduling problem and provide fairness. TASS [12] is the basic randomized algorithm proposed by Tassiulus. TASS achieves stability under any admissible traffic. It chooses a match uniformly at random from the set of all $N!$ Possible matches. Under non-uniform traffic it does not have good delay performance. A group of randomized algorithms including APSARA, LAURA, and SERENA were proposed in the literature [13]. APSARA performs matching by using neighbors match, previous time slot match and randomly chosen match. LAURA [13] uses a Non-uniform random sampling. In LAURA a match with increased weight is obtained by merging randomly chosen with the previous slot.

Genetic algorithm have been used for solving Job Shop scheduling [16][17] and broadcast scheduling in packet radio networks[18]. In addition, GA was implemented to schedule the Input Queued switch based on the matrix decomposition method[19].

4. IQ SWITCH-PROPOSED WORK

A large class of ATM switches is represented by architectures using a non-blocking interconnection network. In principle, a non-blocking interconnection is a crossbar structure that guarantees absence of switching conflicts (internal conflicts) between packets addressing different switch output ports.




Fig 3. Schematic Diagram of an Input-Queued Switch.

The Input Queued packet switch consists of M inputs to N outputs, Crossbar switch fabric and Scheduler as shown in Fig 3. The fixed sized packets or cells that arrive at input i , are represented by $A_{(i,j)}(t)$, $1 \leq i \leq N$. At the beginning of each time slot, either zero or one cell arrive at each input i and is destined to output j , $1 \leq j \leq N$. The cell is placed in the FIFO queue $VOQ_{(i,j)}$ which has queue occupancy $L_{ij}(n)$. The arrival process $A_{ij}(n)$ is at a rate λ_{ij} and the set of all arrival processes as $A(n) = \{A_i(n); 1 \leq i \leq N\}$. $A(n)$ is considered admissible if $\sum \lambda_{ij} < 1$, otherwise it is inadmissible. A Scheduler selects a match (or) matching; M between the inputs and outputs defined as a collection of edges from the set of nonempty input queues to set of outputs such that each nonempty input is connected to at most one output and each nonempty output is connected to at most one input. At the end of the time slot, if input i is connected to output j , one cell is removed from $VOQ_{(i,j)}$ and sent via Crossbar fabric to output j .

4.1 Definitions

- **Speed up:** Operating the switch fabric at S times faster than the input lines.
- **Matching:** Matching is a one to one active input and output mapping.
- **Switching Cycle:** Time required to switch packets from input port to output port.
- **Internal Blocking:** Two packets contend for same link at same time inside the switch fabric.
- **Throughput:** Probability that a packet received on an input port is successfully switched and transmitted by the addressed switch output port.

4.2 Taxonomy

- $M \times N$ Number of input and output ports
- VOQ_{ij} VOQ hold packet arriving to input i and Destined for output j
- λ_{ij} The average packet arrival rate at input port i for output j
- W_{ij} Weight assigned from input i to output j
- Q_{ij} The packet at the head of the FIFO queue
- $L_{ij}(t)$ The queue occupancy or length of the queue at time t
- C_q Current capacity of the VOQ
- Q_{max} Maximum Capacity of VOQ eg 10000
- $A_{ij}(t)$ Packets arrive at VOQ_{ij} at the beginning of time slot t

4.3 Assumption

- Size of the switch M equals N .
- Buffers are *not shared*
- Excess packets are dropped.
- The internal *speed* of an IQ switch need not be larger than the highest line rate.
- The switch operation is synchronous on a cell basis i.e. time is *slotted* and at most one cell can be transferred from inputs to outputs in one time slot.
- Switches that internally operate on fixed-size data units called *cells* from the ATM jargon.
- Arriving traffic follows a Bernoulli i.i.d distribution with mean rate λ_{ij} arriving to VOQ_{ij} .

5. GENETIC ALGORITHM

Genetic Algorithms (GA) are inspired by Darwin theory of the survival of the fittest. The GA was first introduced by Holland (1975). It is a stochastic heuristics, which encompass semi-random search method whose mechanism is based on the simplifications of evolutionary process observed in nature. As opposed to many other optimization methods, GA works with a population of solutions instead of just a single solution. GA assigns a value to each individual in the population according to a problem-specific fitness function. A survival-of-the-fittest step selects individuals from the old population. A reproduction step applies operators such as *crossover* or *mutation* to those individuals to produce a new population that is fitter than the previous one. In applying GA, we have to analyze specific properties of problems and decide on a proper representation, a fitness function, and a construction method of initial population, a genetic operator and a genetic parameter. The following sub-sections describe in detail how the GA is developed to solve the Scheduling problem of an IQ switch.

5.1 Definitions

- **Chromosome:** Chromosome contains the solution in form of genes.
- **Gene:** A part of chromosome. A gene contains a part of solutions.
- **Individual:** Same as chromosome.
- **Population:** No of individuals present with same length of chromosome.
- **Fitness:** Fitness is the value assigned to an individual. It is based on how far or close individual is from the solution. Greater the fitness value better the solution it contains.
- **Crossover:** Taking two fit individuals and intermingling their chromosome to create new two individuals.
- **Mutation:** Changing a random gene in an individual.
- **Selection:** Selecting individuals for creating the next generation.
- **Search space:** The space for all possible feasible solutions is called search space.

5.2 Taxonomy

- P Population in the Search space
- Ω_i Parent in the population P
- F_i Fitness function for the parent Ω_i
- N_u Frequency of selection
- P_c Crossover Probability
- P_m Mutation Probability
- P_e Elitism rate

5.2.1 Outline of the Basic Genetic Algorithm

1. **[Start]** Generate population of n chromosomes
2. **[Fitness]** Evaluate the fitness F_i of each chromosome x in the population
3. **[New population]** Create a new population by repeating following steps until the new population is complete
 1. **[Selection]** Select two parent chromosomes from a mating pool according to their fitness (the better fitness, the bigger chance to be selected)
 2. **[Crossover]** With a crossover probability cross over the parents to form a new offspring.
 3. **[Mutation]** With a mutation probability mutate new offspring at each locus (position in chromosome).

4. **[Accepting]** Place new offspring in a new population
4. **[Replace]** Use new generated population for a further run of algorithm
5. **[Test]** If the end condition is satisfied, **stop**, and return the best solution in current population
6. **[Loop]** Go to step 2

6. SCHEDULING IQ WITH GA

In this paper, we propose a Genetic Algorithm to schedule the packets arrived at HoL of the VOQ_{ij}. Let λ_{ij} be the arrival rate of the packet from input port i to the output j for MXN Input-Queued crossbar switch and Q_{ij} be the current packet. Let for an example we consider the following arrival rate at VOQ for an IQ.

Table 1: Packets Arrival Rate in IQ

i \ j	1	2	3	4
VOQ _{1j}	0.24	0.36	0.12	0.28
VOQ _{2j}	0.51	0.07	.34	.08
VOQ _{3j}	0.04	0.42	0.09	0.45
VOQ _{4j}	0.21	0.15	0.45	0.19

$$\sum_{i=1}^n W_{ij} \lambda_{ij} \quad j=1..N \quad (1)$$

$$\sum_{j=1}^n W_{ij} \lambda_{ij} \quad i=1..N \quad (2)$$

The two conditions in (1) and (2) called “no overbooking” or “over subscribed” conditions in[5] as the simply state that neither the total rate to an input port can be larger than 1. Otherwise it is referred to “admissible”.

6.1 Chromosome Representation and Encoding

The first step in constructing the GA is to define a genetic representation (coding). A good representation is crucial because it significantly affects all the subsequent steps of the GA. In this paper, we consider 4 X 4 with the size of the chromosome being 16.

Table 2.:Chromosome Representation (Size=16)

Arrival Rate	λ_{11}	λ_{12}	λ_{13}	λ_{14}	.	λ_{42}	λ_{43}	λ_{44}
Input Port	3	1	4	2	.	3	1	2
Output Port	2	1	2	4	.	1	4	2

In this paper we, proposed to encode the arrival rate in binary representation

Table 3.Binary Encoding of the Chromosome

VOQij	Arrival Rate	Binary Encoding	
Input i	Output j	λ_{ij}	
1	3	0.24	0010 0100
2	4	0.36	0011 0110
3	1	0.12	0001 0010
4	2	0.28	0010 1000
:	:	:	:

6.2 Fitness Functions

Fitness function is the measure of the quality of the chromosome and its survival in the next generation. The greater the fitness of a chromosome is the greater the probability to survive. In this paper, the fitness function is calculated as

Table 4: Fitness Calculation for chromosome

Population Size Ω_i	Arrival Rate λ_{ij}				Chromosome	Fitness Value F_i
1	0.24	0.36	0.12	0.28	0010 0100..1000	0.64
2	0.36	0.28	0.24	0.12	0011 0110..0010	0.72
3	0.28	0.24	0.12	0.36	0010 1000..0110	0.61
4	0.24	0.28	0.36	0.12	0010 0100..0010	0.66
5	0.36	0.12	0.24	0.28	0011 0110..1000	0.64
6	0.28	0.12	0.36	0.24	0010 1000..0100	0.61
7	0.12	0.24	0.28	0.36	0001 0010..0100	0.53
8	0.28	0.36	0.24	0.12	0010 1000..0010	0.7
:	:	:	:	:	:	:

$$F = \sum_{i=1}^n W_{ij} \lambda_{ij} \quad j=1..N \quad (3)$$

A weightage W_{ij} is assigned to arrival rate λ_{ij} of the VOQ_{ij} is HoL packets in decreasing order. The fitness function is based on their weightage.

6.3 Selection

GA uses a strategy to select the chromosomes from population and insert them into a mating pool and chromosomes from the mating pool are used to generate new offspring, which are the basis for the next generation. In this paper, we use Tournament Selection Strategy for selecting parents from mating pool. The tournament strategy selects competitive parents among N_u Chromosomes. We considered N_u as 2. The best chromosome (the winner) from the tournament is the one with highest fitness F_i which is the winner of N_u is inserted into mating pool.

Table 5: Tournament Method of chromosomes selection

Population Size Ω_i	Chromosomes Randomly selected	Winner (Offspring)	Fitness Value F_i
1	Ω_1 & Ω_4	Ω_4	0.66
2	Ω_2 & Ω_3	Ω_2	0.72
3	Ω_5 & Ω_7	Ω_5	0.64
4	Ω_6 & Ω_2	Ω_2	0.72
5	Ω_7 & Ω_4	Ω_4	0.66
:	:	:	:

6.4 Crossover

Crossover is more rapidly exploring a search space. Crossover selects genes from parent chromosomes and creates a new offspring. The simplest way how to do this is to choose randomly some crossover point and everything before this point copy from a first parent and then everything after a crossover point copy from the second parent. The two offspring each inherit some genes from each parent. This is known as single point crossover. Crossover is not usually applied to all pairs of individuals selected for mating. A random choice is made and in this paper single-point crossover is applied with probability P_c is 0.5.

Table 6: Single Point Crossover

Single Point Cross over	Parent 1	Parent 2
Before Cross over (old)	0010 0100	0011 0110
After Cross over	0010 0110	0011 0100

6.5 Mutation

Mutation provides a small amount of random search and helps ensure that no point in the search space has a zero probability of being examined. It randomly alerts each gene with a small probability $P_m = 0.001$.

7. SIMULATIONS AND RESULT

In this paper simulation is carried by using Network Simulator (NS2). NS2 is a discrete event simulator targeted at networking research and it provides substantial support for simulation of TCP, routing over wired and wireless network. The simulations contain four input ports and output ports. A novel Genetic Algorithm was proposed to schedule the packets arrived at the VOQ of the Input Queued Switch. The size of VOQ is 10000 to hold the incoming packets, excess packets will be dropped. The initial population is generated with permutation and the parents for new generation are selected by using Tournament method with frequency of selection is set to 2 (i.e. $N_u=2$). The parents from mated were cross over by Single point crossover with probability $P_c=0.5$ and mutated with $P_m=0.001$. The best selected packets with highest arrival rate in the input port are then mapped to output port. A random choice was made for contending output port. The packets are then dequeued from the VOQ to the output link via output port. It is infer that scheduling IQ with GA has better throughput and low latency which is shown in the following graph.




Figure 4. Throughput in terms of time

Table7: Parameters for Genetic Algorithm

S.No	Parameters	Notation	Values
1.	Chromosome Size	CS	16
2.	Population Size	Ω	32,000
3.	Crossover Probability	Pc	0.5
4	Mutation Rate	Pm	0.001
5	Elitism Rate	Pe	0.10

8. CONCLUSIONS

This paper proposed a GA for scheduling the 4 X 4 IQ switch to minimize the delay and to improve the throughput. Three-row chromosome structure is designed based on the scheduling problem. Parents were selected using Tournament strategy and crossed with single point crossover. Finally, a graph is obtained which shows that there is an improvement both in throughput and delay. The computational result shows that GA can obtain better solution for scheduling IQ switch.

9. REFERENCES

[1] A.Demers, S.Keshan, and Shenker, "Analysis and Simulation of a fair queuing algorithm," in SIGCOMM '89: Symposium proceedings on Communications architecture & protocols, 1989, pp 1-12.

[2] Abhay K.Parkeh and Robert G.Gallager," A generalized processor sharing approach to flow control in integrated services networks: the single-node case," IEEE/ACM Trans.Netw.,vol 1,no 3,pp 344-357,1993.

[3] M.Shreedhar and George Varghese,"Efficient fair queuing using deficit round robin," in SIGCOMM'95: Proceedings of the conference on Applications technologies, architectures, and protocols for computer communication, 1995, pp.231-242.

[4] Ge Nong,Jogesh K.Muppala and Mounir Hamdi," Analysis of Non Blocking ATM Switches with Multiple Input Queues", IEEE/ACM Transactins on Networking vol 7,No1, Feb 1999 pp 60-74.

[5] Thomas E. Anderson, Susan S. Owicki, James B. Saxe, and Charles P. Thacker, "High Speed Switch Scheduling for Local Area Networks", ACM Trans. Computer Systems, Vol.11 No. 4 , PP 319-352,Nov 1993.

[6] Nick Mckeown, Senior Member, IEEE," The iSLIP Scheduling Algorithm for Input-Queued Switches", IEEE/ACM Transactions on Networking, VOL 7, No.2 April 1999 pp 188-210.

[7] Neha Kumar,Rong,Pan,Devarat Singh,"Fair Scheduling in Input Queued switches under Inadmissible Traffic", ACM SIGCOMM poster session ,August, 2005

[8] Dimitrios N.Serpanos and Panagiotis Antoniadis,"FIRM:A Class of Distributed Scheduling Algorithms for High-Speed ATM switches with Multiple Input Queues,"in Proc.IEEE INFOCOM,2000,pp,548-555.

Table 8: Parameters for Input Queued Switch

S.No	Parameters	Notation	Values
1	Input Ports	M	4
2	Output Ports	N	4
3	Switch size	M X N	16
4	VOQ Size	Q_{max}	10,000
5	Arrival rate	λ_{ij}	0 to 1
6	Weightage	W_{ij}	0.25 to 1

[9] A. Mekittikul and N. McKeown. "A starvation-free algorithm for achieving 100% throughput in an input-queued switch". ICCCN, pages 226–231, Oct 1996.

[10] N.Mckeown,"Scheduling algorithms for input-queued cell switches", Ph.D Thesis, University of California at Berkeley May 1995.

[11] A. Mekittikul and N. McKeown. "A practical scheduling algorithm to achieve 100% throughput in input-queued switches". INFOCOM, pages 792–799, Apr 1998.

[12] L.Tassilus."Linear complexity algorithms for maximum throughput in radio networks and input queued switches" INFOCOM, Mar 1998,533-539.

[13] Devavrat Shan,Palo Giaccone and D.Prabhakaran, "An Efficient Randomized Algorithms for Input-Queued Switch Scheduling ",IEEE, Micro Vol 22,No1,pp 10-18.

[14] M.Marsan , A.Bianco , E.Leonardi & L.Milia, " RPA : A Flexible Scheduling Algorithm for Input Buffered Switches", IEEE Trans. Comm Vol 47, no 12, pp 1921- 1933 , Dec 1999.

[15] Haoran Duan , John W. Lockwood and Sung Mo Kang , Matrix Unit Cell Scheduler MUCS for Input-Buffered ATM Switches", IEEE COMMUNICATIONS LETTERS, VOL2,No 1,PP 20-23, Jan 1998

[16] Gomes,M.C., Barbosa Povia et al,"Optimal Scheduling for flexible job shop operations", International Journal of Production Research", Vol.11 No 43. Pp 2323-2353,2005.

[17] Bortjan Murovec, Peter Suhel," A repairing technique for the local search of the job-shop problem", European Journal of Operational Research, Vo1 1 No 153.

[18]Chakraborty, G.Hirano,Y , "Genetic Algorithm for Broadcast Scheduling in Packet Radio Networks", Proceedings of IEEE Evolutionary Computation(1998) 183-188

[19] Yaohui Jin, Jingling Zhang, and Weishen Hu," A Genetic Algorithm of High-Throughput and Low-Jitter Scheduling For Input-Queued Switches", Springer, Lecturer Notes in Computer Science, 2005,Vol 3612/2005.