# Enhanced Leakage Control in Scaled 45nm nMOS Devices using SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>

Subhra Dhar Department of Information Technology, VLSI Design Lab, ABV-Indian Institute of Information Technology and Management, Gwalior-474010, India Manisha Pattanaik Department of Information Technology, VLSI Design Lab, ABV-Indian Institute of Information Technology and Management, Gwalior-474010, India P.Rajaram School of Studies in Physics, Jiwaji University, Gwalior-474011, India

## ABSTRACT

Gate-leakage reduction is the key motivation for the replacement of SiO<sub>2</sub> with alternative gate dielectrics. 45nm gate length scaled grooved and bulk nMOSFETs are evaluated to bring out the most compatible and power saving dielectric option using Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> using Silvaco ATLAS device simulator. At the scaled thickness, SiO<sub>2</sub> controls the leakage better than Si<sub>3</sub>N<sub>4</sub>, whereas at increased thickness of the dielectric Si<sub>3</sub>N<sub>4</sub> proves better for the field scaled grooved and bulk devices with enhanced subthreshold slopes of 51.3mv/dec and 70mv/dec respectively. The field scaled device grooved at single sharp corner may be used for HP applications whereas field scaled bulk device may be used for LP and LSTP applications. This work can be helpful to device engineers working towards achieving ultra low power applications.

## **General Terms**

Low Power VLSI Design

## **Keywords**

Grooved MOSFET, bulk MOSFET, dielectric, leakage power, scaled device, dissipation

## **1. INTRODUCTION**

Metal-oxide-semiconductor field effect devices need to have good performance with low cost and low power dissipation. For decades, research and development of semiconductor processing technology and device integration have focused on enhancing performance and reducing costs using SiO<sub>2</sub> as the gate dielectric and doped polysilicon as the gate electrode. The most effective way to enhance performance and reduce costs is to scale the device gate length and gate oxide [1]. Scaling the gate length results in fabricating more devices per wafer and thus reduce the cost per chip, while scaling the gate oxide enhances the drive current and reduces the short channel effects due to gate length scaling. However, as the gate oxide becomes thinner, the power to operate transistors increases because of greater gate oxide leakage current. With scaling reaching sub-50nm technology nodes, the introduction of novel materials becomes inevitable as scaling of SiO<sub>2</sub> below 3nm raises a serious concern in terms of tunneling current and oxide breakdown. The gate leakage increase of pure SiO<sub>2</sub> with EOT reduction renders inevitable the introduction of new materials like oxynitrides for the 90nm and

65nm nodes, and heightened needs for high-k in the 45nm node and below is shown in [2]. Studies towards low power multimedia applications suggest replacement of the traditional gate dielectric SiO<sub>2</sub> by the high-k dielectrics so that a thicker layer of the dielectric may be allowed without losing in gate capacitance. For a given equivalent SiO<sub>2</sub> thickness, using a highk gate dielectric factor compared with SiO<sub>2</sub>, achieves significant suppression of the direct-tunneling gate current and therefore results in considerable reduction in power consumption. A gate dielectric with a higher dielectric constant has been introduced at the 45nm technology which enabled more than 25X gate leakage reduction while scaling the Tox in [3]. Gate dielectrics such as silicon nitride  $(Si_3N_4)$  or oxynitride  $(SiO_xN_y)$ , zirconium oxide  $(ZrO_2)$ , hafnium oxide  $(HfO_2)$ , aluminum oxide  $(Al_2O_3)$ and lanthalum oxide  $(La_2O_3)$  have been thoroughly investigated. Hafnium based dielectrics whose dielectric constants are in the range of 16-24 ensure an equivalent gate capacitance [4], but has its limitation of co integration with a polysilicon gate. For highperformance and low-operating-power logic applications, it is predicted  $Si_3N_4$  or  $SiO_xN_y$  will be usable through 2016[5]. This work assesses scaled grooved and bulk nMOSFETs at the 45nm node to bring out the most compatible and power saving dielectric option at the subthreshold region of operation. The subthreshold parameters obtained due to  $Si_3N_4$  and  $SiO_2$  at different dielectric thicknesses are compared further to analyze the static power obtained.

## 2. DEVICE SIMULATION

This work evaluates the impact of the dielectrics  $SiO_2$  and  $Si_3N_4$ on the field and voltage scaled grooved and bulk 45nm nMOSFET to attain better subthreshold characteristics and hence diminish the leakage power dissipation at the ultra deep submicron region. SILVACO ATLAS is used for all simulation purpose. The Devedit and Deckbuild modules of Silvaco simulator is used to obtain the results. In all simulated devices, the fixed interface oxide charge is  $3 \times 10^{10}$  cm<sup>-2</sup> and the operating temperature of 300K is used. The LOMBARDI CVT mobility model is used as it is a complete model including N, T, E parallel and E Perpendicular effects and Newton-Gummel method is adopted to solve the equations in this model. Arsenic is used for the source and drain to ensure shallow junctions above the oxide semiconductor interface. The important device the gate  $length(L_g)$ , gate parameters namely oxide thickness( $T_{ox}$ ), junction depth( $X_i$ ), silicon substrate doping

concentration(Na), and polysilicon gate with arsenic doping concentration( $N_d$ )and the supply voltage  $V_{dd}$  are scaled according to constant field scaling as well as constant voltage scaling rules (Table 1). The uniformly doped bulk nMOS contains no type of halo doping or implants in the device. The parameters for planar devices are same as those of grooved-gate devices. The schematic of the bulk MOSFET used in this study is shown in Figure.1. Grooved MOSFET's with changing corner angle and applying negative junction depths are good candidates in sub-0.1-micron regime [6-8]. The device structure of the investigated grooved nMOS device used at single corner angle is shown in Figure.2. One of the known disadvantages of the grooved gate MOSFET structure is the thinning of gate oxide at the groove corners and consequent problems of gate oxide integrity and leakage current there. Thus enough care is taken at the vertical sharp corner inside the V groove, so that the  $T_{ox}$  value may not be different than the slanted phase.

#### **3. RESULTS**

Thinner equivalent gate has stronger control over channel and thereby better short channel performance [9]. As various practical issues like power dissipation due to leakage, dielectric degradation and breakdown due to electrical stress, process induced defects, dopant penetration from poly-Si gate, carrier depletion in poly-Si gate, etc. limit the thickness scaling, the authors in this work consider to vary the insulator thicknesses from 1nm, 1.59nm (scaled thickness) and 6nm. The physical thickness can be increased without affecting gm as the dielectric constant of Si<sub>3</sub>N<sub>4</sub> is almost twice that SiO<sub>2</sub>, Furthermore, with higher dielectric thickness the gate leakage can be reduced and all other problems mentioned earlier are minimized. Incorporation of nitrogen at the interface suppresses dopant diffusion from gate poly-Si into the channel which can cause V<sub>T</sub> shift. Simulation Studies conducted for the field scaled as well as voltage scaled 45nm grooved and bulk polysilicon gate nMOSFETS come up with motivating results tabulated in Table 2 and Table 3. Comparing with [10], the  $I_{OFF}$  due to SiO<sub>2</sub> and  $Si_3N_4$ , at the scaled thickness  $T_{0x}=1.59nm$ , we find that though the S values of the field scaled and voltage scaled grooved MOSFETs are extremely depressing, those of the bulk field scaled with SiO2, S=78.1mv/dec, and bulk voltage scaled with SiO2, S=82.2mv/dec, the gate oxide is far more satisfactory in controlling leakage in case of the grooved device. The reason may be attributed to the fact that SiO<sub>2</sub> is an almost ideal insulating oxide, in that it has a low concentration of defects which give rise to states in the gap. This is fundamentally because it has a low coordination number, so that its bonding can relax and rebond any broken bonds at possible defect sites [11]. From **Table 3**, we find that  $Si_3N_4$  thickness can be increased to 6nm to achieve both controlled leakage as well as better switching capacity. The field scaled devices endorse lower leakage current and better subthreshold slope as the electric field across the insulator is lower. When T<sub>ox</sub> is increased to 6.0nm, the field scaled grooved nMOSFET behaves better with an excellent subthreshold slope of 51.3mv/dec, whereas the field scaled bulk nMOSFET controls the leakage well with a comparatively high S =70mv/dec. Thus field scaled grooved at single sharp corner device may be used for HP applications whereas bulk and field scaled device may be used for LP and LSTP applications. Figure. 3 shows the variation of static power with supply voltage applied to the devices. At  $T_{ox}$ =1.59, both SiO<sub>2</sub> as well as Si<sub>3</sub>N<sub>4</sub> prove to be the power saving

dielectric option for voltage scaled grooved device. If bulk devices are to be used instead of grooved ones,  $SiO_2$  may be used with the supply voltage scaled to minimize static power dissipation.

L <sub>g</sub> (nm),	$\begin{array}{c} T_{ox_{i}}X_{j}\ (nm),\ N_{a_{i}}N_{d}(cm^{-3}),\\ V_{dd}(V)\\ \hline \textbf{Constant Voltage}\\ \textbf{Scaling} \end{array}$	$\begin{array}{c} T_{ox_{s}}X_{j}\ (nm),\ N_{a,}\ N_{d}(cm^{-3}),\\ V_{dd}\ (V) \end{array}$ Constant Field Scaling
45	1.59, 31.5, 3.61x10 <sup>17</sup> , 3.61x10 <sup>20</sup> , 1.2	1.59, 31.5, 2.62x10 <sup>17</sup> , 2.6x10 <sup>20</sup> , 0.62

## Table 1.: Standard Device Parameters according to scaling rules

Table 2: Leakage currents of 45nm nMOSFETS	due to	SiO <sub>2</sub>
and Si <sub>3</sub> N <sub>4</sub>		

45nm nMOSFETs	I <sub>OFF</sub> due to SiO <sub>2</sub> [T <sub>ox</sub> =1.59nm]	$I_{OFF}$ due to Si <sub>3</sub> N <sub>4</sub> [T <sub>ox</sub> =1.59nm]
Grooved at single sharp corner and field scaled	1.55x10 <sup>-</sup> <sup>15</sup> A/um	1.67x10 <sup>-11</sup> A/um
Grooved at single sharp corner and voltage scaled	8.29x10 <sup>-16</sup> A/um	3.31x10 <sup>-14</sup> A/um
Bulk and field scaled	1.94x10 <sup>-12</sup> A/um	9.80x10 <sup>-11</sup> A/um
Bulk and voltage scaled	6.51x10 <sup>-12</sup> A/um	3.00x10 <sup>-12</sup> A/um

Table 3: Subthreshold parameters of 45nMOSFETs due to  $Si_3N_4$  at  $T_{ox}$ =6.0nm

45nm nMOSFETs	I <sub>OFF</sub>	S
Grooved at single sharp corner	$3.22 \times 10^{-10}$	51.3mv/dec
and field scaled	A/um	
Grooved at single sharp corner	$1.33 \times 10^{-11}$	100mv/dec
and voltage scaled	A/um	
Bulk and field scaled	$4.13 \times 10^{-12}$	70mv/dec
	A/um	
Bulk and voltage scaled	7.28x10 <sup>-11</sup>	73mv/dec
	A/um	



Figure 1. Schematic of the Bulk MOSFET



Figure 2. Simulated structure of 45nm grooved nMOSFET



Figure 3. Static power of Field and voltage scaled devices

#### **3. CONCLUSION**

Higher K value material than the  $SiO_2$  allows the actual thickness of the gate dielectric to be increased while still maintaining the same electric field in the channel. This work evaluates the impact of the dielectrics  $SiO_2$  and  $Si_3N_4$  on the field and voltage scaled grooved and bulk 45nm nMOSFETs to attain

better subthreshold control and hence diminish the leakage power dissipation at the ultra deep submicron region. Moreover, the field scaled grooved at single sharp corner device may be used for HP applications whereas bulk and field scaled device may be used for LP and LSTP applications.

#### 4. ACKNOWLEDGEMENTS

The authors are thankful to the VLSI Design Lab, ABV-IIITM, Gwalior for the help and support extended towards this work.

#### 5. REFERENCES

- Hsing-Huang Tseng, 2010 "The Progress and Challenges of Applying High-k/Metal-Gated Devices to Advanced CMOS Technologies" Solid State Circuit Technologies, pp: 462-494
- [2] Brice Tavel, 2004 "Gate dielectric impact for the 65nm Digital and Mixed Signal Platform Applications" Philips Semiconductors, Crolles2Alliance, Crolles, France
- [3] Chris Auth, et al 2008 "45nm High-k+Metal Gate Strain-Enhanced Transistors", Intel Technology Journal, Vol. 12, Issue 2, pp-77-87
- [4] Thomas Skotnicki et al. 2008. "Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia" *IEEE Transactions on Electron Devices*, January 2008, pp: 96-130
- [5] Subhra Dhar, Manisha Pattanaik, P. Rajaram. 2011. "Advancement in Nanoscale CMOS Device Design en route to Ultra Low Power Applications" VLSI Design, Hindawi Publishing Corporation, 2011
- [6] Subhra Dhar, Manisha Pattanaik, P. Rajaram, 2011. "Analyzing I<sub>ON</sub>/I<sub>OFF</sub> in Ultra Deep Submicron CMOS Devices using Grooved nMOSFETs for low power applications" International Journal of Signal and Imaging Systems Engineering, 2011, in press
- [7] P.H.Bricout, E.Dubois, 1996 "Short Channel Effect Immunity and Current Capability of Sub 0.1micron MOSFETS's using a Recessed Channel", *IEEE Trans. on Electron Devices*, Vol. 43, No. 8, pp.1251-1254.
- [8] K. Rajendran, W.Schoenmaker, 2001 "Modelling of minimum surface potential and sub threshold swing for grooved gate MOSFETs" *Microelectronics Journal*, pp.631-639.
- [9] Chia Yeo, Tsu-Jae King, and Chenming Hu. 2003. "MOSFET Gate Leakage Modeling and Selection Guide for Alternative Gate Dielectrics Based on Leakage Considerations", *IEEE Transactions on Electron Devices*, APRIL 2003, pp: 1027-1035
- [10] Fauziyah Salehuddin, Ibrahim Ahmad, Fazrena Azlee Hamid,, Azami Zaharim, 2009 "Application of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device", International Journal of Engineering & Technology Vol: 9 No: 10, , pp-94-98
- [11] J. Robertson, 2004, "High dielectric constant oxides" Eur. Phys. J. Appl. Phys, 28, pp: 265-291