

Performance Comparison of an Algorithmic Current-Mode ADC Implemented using Different Current Comparators

Veepsa Bhatia

Dept of Electronics and
Communication Engineering
Indira Gandhi Delhi Technical
University for Women
Delhi, India

Neeta Pandey

Dept of Electronics and
Communication Engineering
Delhi Technological University
New Delhi, India

Asok Bhattacharyya

Dept of Electronics and
Communication Engineering
Delhi Technological University
New Delhi, India

ABSTRACT

In this paper a 4-bit algorithmic current mode Analog-to-Digital Converter (ADC) has been implemented. A vital component of this ADC is a current comparator. We have simulated three popular structures of current comparators that can be used to implement this ADC and compared their performance. The circuit has been implemented using 0.18 μm CMOS technology with a supply voltage of 1.8V.

General Terms

Signal Processing

Keywords

Algorithmic, ADC, current-mode, current comparator, current subtractor, current mirror.

1. INTRODUCTION

In the field of signal processing, use of digital circuits is quite prevalent. However, the real world data is analog in nature and needs to be converted into digital form to be made compatible to digital signal processing systems. This necessitates the use of high speed analog to digital converters (ADC) that are to be interfaced to these digital signal processing systems. An ADC accepts an analog electrical signal such as voltage or current as its input and outputs a corresponding digital number in the desired format.

There are many topologies of ADCs, each having its own advantages over the others. One such topology is that of Algorithmic ADCs. Algorithmic ADCs have a simple architecture and occupy smaller area. An algorithmic ADC is a combination of flash ADC and a successive approximation ADC. The main advantage of the topology is the availability of parallel outputs and the use of number of comparators equal to the number of ADC bits. Additionally, it has a very small size and provides high sampling rates.

Although the first proposed Algorithmic ADC was realized using conventional voltage mode technology [1], several advancements have been made on that structure and a new class of algorithmic ADCs, current-mode algorithmic ADCs has been developed [2]-[3]. [4] had presented a current mode algorithmic ADC using the bipolar technology and [5] with CMOS technology. The current-mode approach facilitates reduced size and faster speed as compared to the voltage-mode algorithmic ADC.

In this paper, a 4-bit current-mode algorithmic ADC has been implemented. The 4-bit structure is exemplary and can easily be extended up to a higher number using the underlying

algorithm elaborated upon in section 2. In Section 3 the basic modules used in this ADC design have been discussed. The simulations and results have been presented in the section 4. Finally, section 5 summarizes the conclusions.

2. THE CURRENT-MODE ALGORITHMIC ADC

Being a current-mode ADC, this structure accepts a current signal as input (I_{in}) which is to be converted into its corresponding digital value. The input current I_{in} is compared to a reference current (I_{ref}). Fig. 1 illustrates the basic schema of the implemented algorithmic ADC. It comprises of 4 stages wherein the first stage produces the most significant bit (B_0) and its complement (B_0'). This output is passed on to the next stage to produce the next lower order bit and so on. At each stage, I_{in} is compared to a progressively increasing value of I_{ref} as per the underlying algorithm. The algorithm is as below-

In Stage 1,

- Input current I_{in} is first subtracted from a current value equal to $I_{ref}/2$.
- The difference thus calculated is then sent to a current comparator which generates the digital output which is the most significant bit (MSB), B_0 . B_0 is 1 if I_{in} is greater than $I_{ref}/2$, else 0.
- The value of B_0 is used to calculate the next lower order bit B_1 .
- A current $I_{ref}/4$ is added to the current I_{in} if $B_0=0$ else to $I_{ref}/2$ if $B_0=1$. B_1 is generated by subtracting these two currents using a current subtractor and then passing the result through the current comparator in stage 2.

In stage 2, current comparator generates an output level corresponding to the difference input being sent to it. The process of adding weighted currents to the previous current values and comparing their values upon subtraction is carried out till the required number of bits have been obtained.

The basic algorithm for calculating the bits for this topology is given as

For B_0 ,

I_{in} is compared to $I_{ref}/2$.

For B1,

$$I_{in} + B0' \cdot \frac{I_{ref}}{4} \text{ compared to } \frac{I_{ref}}{2} + B0 \cdot \frac{I_{ref}}{4}$$

In general, for an n-bit current mode algorithmic ADC, nth bit is computed as-

$$I_{in} + B0' \cdot \frac{I_{ref}}{4} + B1' \cdot \frac{I_{ref}}{8} + \dots + Bn-1' \cdot \frac{I_{ref}}{2^{n+1}} \text{ compared to}$$

$$\frac{I_{ref}}{2} + B0 \cdot \frac{I_{ref}}{4} + B1 \cdot \frac{I_{ref}}{8} + \dots + Bn-1 \cdot \frac{I_{ref}}{2^{n+1}}$$





Fig. 1: The Algorithmic ADC

3. THE BASIC MODULES OF ADC

The different blocks for implementing this topology are as follows:

3.1 Current Subtractor

Every stage of this ADC requires a current subtractor to compute the difference between the input current and a reference current. Many popular architectures for these subtractor circuits have been reported in [5]-[6]. Most of them employ current mirror circuits for obtaining difference of the input and the reference current.

The implementation used in this paper has been designed using current mirror based current subtractor as shown in Fig. 2. This circuit requires careful calibration of W/L parameters, with reference to the input applied, to obtain correct output. Fig. 2 also gives the simulation result for our subtractor which gives a worst case delay is of 1.5 ns.




Fig. 2: Current Subtractor used in the design and its simulation results

3.2 Current Comparator

The current comparison process involves comparing one or two currents and distinguishing if the current (or the difference of two currents) is positive or negative. The basic requirement for the current comparator design to be used in current-mode ADC are low input impedance and a quick time response. Additionally, accuracy is also crucial which depends on the offset caused by the mismatch of transistors.

Many efficient structures of current comparators have been reported in literature [6]-[15], each of them emphasizing on one or several aspects as a trade off against the other characteristics. The first CMOS current comparator was proposed by D. Freitas and K. Current in [7]. Since then, many high performance current comparators have been proposed. H. Traff presented a simple and high-speed current comparator in [8], but the output swing of Traff's comparator could not reach the power supply rails results respectively. However, it still remains the pioneering structure in the field of current comparator design. Significant improvements to this structure were reported by Chen [10] and Tang [14]. These circuits offer various advantages in terms of speed and accuracy compared to other such structures. Hence, this paper employs the current comparators proposed by Traff [8], Chen [10] and Tang in [14] for the algorithmic ADC implementation.

Fig 3, 4 and 5 show Traff's, Chen's and Tang's current comparator and their simulation results respectively. The simulation results show that the worst case delay offered by Traff's is 0.5ns, Chen's is 0.42ns and that of Tang's is 0.252ns.





Fig. :4 Chen's Current Comparator and Simulation results





Fig. 3: Traff's Current Comparator and simulation results





Fig. 5: Tang's Current Comparator and Simulation results

4. SIMULATION RESULTS

A 4-bit current mode algorithmic ADC based on the algorithm described in Section 2 was simulated using PSPICE program in 1.8 μ m CMOS technology. Supply voltage was taken as 1.8V. All the blocks were simulated and their delays were calculated. The subtractor exhibited a delay of 1.5ns. For current comparators, simulation results show that Tang offered the minimum delay followed by Chen and Traff.

Fig. 6 shows the outputs of all the four stages corresponding to 4-bit outputs i.e. B0, B1, B2, and B3. The total number of transistors used to implement this 4-bit ADC is maximum when using Tang [14]'s comparator, followed by Chen [10] and Traff [8]. Thus, in choosing the current comparators for a particular implementation of this algorithmic ADC, the trade-off between the speed of operation or the total propagation delay and the total transistor count, which eventually translates in the chip area, needs to be given the due consideration.

The performance comparison for this 4-bit ADC in terms of the transistor count of the total structure and total propagation delay for different current comparators is summarized below in Table 1.

Table I. Performance Comparison of Different Current Comparators

Current Comparator	Total Propagation delay (comparator + subtractor)	Transistor count of the total structure
Traff [8]	2ns	36
Chen [10]	1.92ns	72
Tang [14]	1.752ns	76

5. CONCLUSIONS

In this work a current-mode algorithmic ADC compatible with digital CMOS process has been implemented. The structure has been designed for 4-bit but can be easily expanded for higher number of bits. The structure has been implemented using a high speed low delay CMOS based current comparators and a current mirror based current subtractor. A comparison of the performance with different current comparators used has also been drawn. It is observed that while the ADC implemented using the Tang's structure offers a high speed but it occupies a very large area. On the other hand, Traff offers a slower speed but has significantly reduced transistor count which is less than half that of Tang. Further, Chen offers slower speed comparable to that of Traff, its transistor count is comparable to Tang.

Based on the observations made in this paper, it can be inferred that Algorithmic ADC applications requiring smaller area should prefer Traff's implementation while high speed applications which are not area sensitive can choose to opt for Chen's or Tang's implementation. These implementations can further be tested for power dissipation and can accordingly be utilized in power sensitive applications.




Fig. 6: Simulation results for 4-bit output

6. REFERENCES

- [1] Smith, B.D., 1956, "An unusual electronic analog-to-digital conversion method", IRE Trans., 1956, pp. 155-160.
- [2] Nairn, D. G. and Salama, C. A.1990, "Current-Mode Algorithmic Analog-to-Digital Converters", IEEE Journal

- of Solid-State Circuits, Vol. 25, No. 4, Aug. pp. 997-1004.
- [3] Wu, C. , Chen C and Cho, J. 1995, A CMOS Transistor-Only 8-b 4.5-Ms/s Pipelined Analog-to Digital Converter Using Fully-Differential Current-Mode Circuit Techniques.” IEEE Journal of Solid-State Circuits, Vol. 30, No. 5, pp. 522-532.
- [4] Menezes, A. S. C. 1990, A New Ultra Fast Analog Digital Converter using Current-Mode and Bipolar Technology”, PhD Thesis - Universidade Estadual de Campinas.
- [5] K. Golnar, M. Mitra and A. Majid, 2009, An Area-Speed Efficient Method for Current Mode Analog to Digital Converters, European Conference on Circuit Theory and Design-pp,213-216.
- [6] S. Khucharoensin and V. Kasemsuwan, 2004, A 3V robust high-speed low input impedance CMOS current comparator’, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 1041–1044.
- [7] O. A Freitas and K.W. Current, 1983 CMOS current comparator circuit, Electronics Letters., 19, pp. 695-697,.
- [8] H.Traff, 1992 Novel approach to high speed CMOS current comparator, Electronics Letters, Vol. 28, No. 3, pp. 310-312,.
- [9] D. Banks and C. Toumazou, 2008, Low-power high speed current comparator design, Electronics Letters, 44, (3), pp. 171–172.
- [10] L. Chen, B. Shi and C. Lu, 2001,Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator, Analog Integrated Circuits and Signal Processing, 28, 293–297, Kluwer Academic Publishers, manufactured in The Netherlands,.
- [11] L. Ravezzi, D. Stoppa and G.F. Dallabetta, 1997, Simple high-speed CMOS current comparator, Electronics Letters, 33, pp. 1829–1830.
- [12] X. Tang and K. P. Pun, 2009, High Performance CMOS Current Comparator, Electronics Letters, Vol. 45, No. 20, pp. 1007 – 1009.
- [13] Adel S. Sedra and K. C. Smith, Microelectronics Circuits, 5th edition (Oxford University Press)
- [14] A.T.K. Tang and C. Toumazou, 1994, High performance CMOS current comparator, Electronics Letters, 30, (1), pp. 5-6.
- [15] B.M. Min and S.W. Kim, 1998, High performance CMOS current comparator using resistive feedback network, Electronics Letters, 34, (22), pp. 2074-2076.