## Implementation of on Chip Data Bus Using Pre Emphasis Signaling

Pallavi Dedge SCOE Pune S.C. Badwaik SCOE,Pune

### ABSTRACT

This work describes a differential current-mode bus architecture based on driver pre-emphasis for on-chip global interconnects that achieves high-data rates while reducing bus power dissipation and improving signal delay latency. The 16-b bus core fabricated in 0.25-  $\mu$  m complementary metal–oxide–semi- conductor (CMOS) technology attains an aggregate signaling data rate of 64 Gb/s over 5–10-mm-long lossy interconnects. With a supply of 2.5 V, 25.5–48.7-mW power dissipation .

#### **Keywords**

interconnect, power dessiapation, delay, crosstalk, noise

### **1. DRIVER PRE EMPHASIS CIRCUIT**

What is pre emphasis?

In processing electronic audio signals, pre-emphasis refers to a system process designed to increase (within a frequency band) the magnitude of some (usually higher) frequencies with respect to the magnitude of other (usually lower) frequencies in order to improve the overall signal-to-noise ratio by minimizing the adverse effects of such phenomena as attenuation distortion or saturation of recording media in subsequent parts of the system. That is the mirror of the de emphasis. The whole system is called emphasis. The frequency curve is decided by special time constants. The cutoff frequency can be calculated from that value.Preemphasis is commonly used in telecommunications, digital audio recording, record cutting, in FM broadcasting transmissions, and in displaying the spectrograms of speech signals.An example of this is the RIAA equalization curve on 33 RPM and 45 RPM vinyl records.In high speed digital transmission, pre-emphasis is used to improve signal quality at the output of a data transmission. In transmitting signals at high data rates, the transmission medium may introduce distortions, so pre-emphasis is used to distort the transmitted signal to correct for this distortion. When done properly this produces a received signal which more closely resembles the original or desired signal, allowing the use of higher frequencies or producing fewer bit errors

## 2. TRANSMITTER EQUALIZATION (DRIVER PRE-EMPHASIS)

Equalization techniques improve interconnect channel bandwidth and reduce delay latency by compensating for the high-frequency component loss in a low-pass channel . An equalizer compensates the channel high-frequency loss by either emphasizing high-frequency signal components or deemphasizing low-frequency components to transmit an equalized signal to the receiver(Figureure 1). Equalization techniques were traditionally limited in off-chip applications because on-chip signals were more controllable than off-chip signals. Therefore, it was not necessary to consume the extra power and area overhead and extra delay latency associated with equalization for on-chip applications. As technology scaling keeps producing faster logic but slower global interconnects, a high performance VLSI design is reaching the point where on-chip signal bit error rate (BER) must be considered. Off-chip communication techniques are required for on-chip communication to accommodate this trend. Two main equalization architectures, Feed Forward Equalization (FFE) and Decision Feedback Equalization (DFE). DFE is only used at the receiver side equalization at the driver side is easier to implement for non-variant channels like on-chip interconnects, an FFE driver pre-emphasis architecture shown in Figureure 1 is used in this work. It has only one tap on the equalization path to reduce power overhead and its output can be either singled-ended or differential.



**Figure 1.Driver Pre Emphasis Circuit** 



Figure: 2 Voltage Vs Current for Pre Emphasis

Figureure :2 shows the simulation results of the waveforms at the driver output and receiver input. An equalized signal is achieved at the receiver input. The illustrative timing diagram is shown in Figureure 3. Pre-emphasis is determined by every previous-sent-bit. Data sequence does not need to be pipelined or delayed before appearing at the driver output. Therefore, it does not introduce any extra clock-period of latency into the timing. All consecutive "1"s or "0"s are attenuated by one threshold voltage

#### TABLE - 1 : IMPLEMANTATION SUMMARY [9].

Platform Usd  Engineent Usd  Improvement Componies Dors    Percoype Chip  1On trip PRES generator BER approvement with agreerator Uke microphoorgath of neurophoorgath of neurophoorgath of differential aggreesors neurophoorgath of neurophoorgath of differential aggreesors neurophoorgath of differential aggr	Parameters	Software Platform Used Hardware	Test	Result Obtained	Chances	Of
Periotype Chip  1On chip PPES generation & BER aphyper using 8-b data generator		Platform Used	Equipment		Improvement/Compromise Done	e
Personye  IOn trip PRES generator & BER apposed using 3-b data generator Upide incorphotografi of the 21 2 mm			Used			
Citip 0    BER applyse using 8-5 data generator      generator    J-BER Tel conductad using	Prototype	1On chip PRBS generators &		11/14		
E. Note and Dary performance directly measured on chip using high-impedance probes.  In the line of the indext of the performance and year (ERR) 3	Chip	BER analyser using 8-b data		microphotograph of		
B. Note and Dato  Single-ended signals at the receiver input were motioning and the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the collision of the lob bus were withing randomly.  Outling the coll bus		generator		the 21.2 mm		
Image: Construction of the second		2BER Test conducted using		Destature chin		
B. Note and Deco  Single-ended signals at the receiver input them partomenoces differential aggressors  nmmenous busing the source of the sourc		1)on chin analyser		fabricated in 0.25-		
B. Note and year of the second statutions  Single-ended signals at the second statution of the second seco		2 agilent 863130A enor		m CMOS		
3On-chip boot ischnicupe		performance analyser(BERT)		technology		
Image: Strate and Strate an		3On-chip bord technicoue		2) nower supply		
B. Note and Deco  Single-ended signals at the port were neared or this using driver pre-tempolasis, and a between adjacent measured and the port of daily, power, and noise performance				of 2.5 V		
Image: Stript-order signals at first organization of the second party of the social signal system  Social signal signal signal signal signal signal system    Image: Stript-order signals at first organization of the second signal system  Social signal signal signal signal signal system  Social signal signal signal signal signal signal system    Image: Stript-order signals at first organization of the signal system  Social signal signal signal signal signal signal system  Social signal signal signal signal signal signal system    Image: Stript-order signals at first organization of the signal signal system  Social signal signal signal signal signal signal system  Social signal signal signal signal signal signal system    Image: Stript-order signals at first organization of the social signal system  Social signal signal signal signal signal system  Social signal signal signal signal signal system    Image: Stript-order signal signal system  Social signal signal system  Social signal system  Social signal system    Image: Stript-order signal signal system  Social signal system  Social signal system  Social signal system    Image: Stript-order signal signal system  Social signal system  Social signal system  Social signal system    Image: Stript-order signal signal system  Social signal system  Social signal system  Social signal system    Image: Stript-order signal signal system  Social signal system  Social signal system  Social signal system    Image: Stript signal sys		4High-speed signals were				
B. Noise and Deep    Single-ended signals at the port    an 8.8.16/28.10-multiple static bus with single state of the port      B. Noise and Deep    Single-ended signals at the performance		directly measured on chin using		5-mm-long his and		
Implementary protects    mail integration protects      Implementary protects    mail integration      Implementary protects    on clip high impedence port      Implementary protects    on clip high impedence inductances      Implementary protects    on clip high impedence inductances      Implementary protects    on clip high impedence inductances      Implementary protects    on clip high impedence inductance      Imp		high-impedance on hes		an 8-b 16-Ch/s 10-		
B. Noise and Decore      Single-ended signals at the performance		mgr mproana proces		me long his hof		
Image: String to the second				moing deittar ora.		
and the second				emphasis and a		
Impedience port  impedience impedience port  impedience impedience port  impedience impedience port    Impedience port  impedience impedience port  impedience impedience port  impedience impedience port    Impedience port  Single-ended impedience performance  Single-ended impedience performance  impedience impedience performance    Impedience performance  Impedience impedience performance  Single-ended impedience impedience performance  Impedience im			on this high	hanchmad: 16-h		
B. Note and Decy      Single-ended signals at the performance			imnadanca	single and ad		
Point      similar bas routing asa for comparison Of delay, power, and comparison Of delay, power, and comparison Of delay, power, and comparison performance        B. Notice and Dawy D)			000000000	VM static has with		
B. Note and Decy      Single-adds signals at the impact of wire bonding inductors.			par	similar has mation		
B. Note and Dawy      Single-anded signals at the accillage.				area for comparing		
B. Note and Data      Single-ended signals at the maximum and the maximum a				Of data: companion		
B. Note and Dairy      Single-addd ignals at far discusses     4. Minimize the impact of wire booting.        B. Note and Dairy      Single-addd ignals at far discusses				or delay, power,		
B. Note and Deich  Single-ended signals at the impact of wire bonding inductance    B. Note and Deich  Single-ended signals at the inductance    Constance  receiver sput wee measured and constant in the constant is the receiver and quiet within pair and quiet within pair and quiet within pair and quiet within constant is 14.4%    2)noiseswing  differential aggressors    3)delay  eys diagrams at the receiver input when all have of the 16-b bus were switching randomly.				415 1056		
B. Note and Daip      Single-add ignals at fas excitive spat was assaued and converted to differential ignal by converted to differential ignal by the oscillacope for an adverte performance      Consult (Converted to differential ignal by the oscillacope for an adverte vicini pair and a gaist witchin pair wicini pair and a gaist witchin pair				penonuance		
B. Note and Deich      Single-ended      signals      attended      attended        B. Note and Deich      Single-ended      signals      attended      crossalk      between        B. Note and Deich      Single-ended      signals      attended      crossalk      between        B. Note and Deich      Single-ended      signals      attended      crossalk      between        B. Constant      Converted      the oscillosce      frain      crossalk      between        converted      the oscillosce      frain      attended      crossalk      between        converted      the oscillosce      frain      attended      crossalk      between        converted      the oscillosce      frain      the oscillosce      crossalk      between        converted      vicin pair and quiet vicin pair      crossalk      signals vice      signals        2)noiseswing      differential aggressors      quiet vicin      crossalk      signals      signals        3)delay      eya digrams at the receiver input      differential aignal      signal      signal        when all larse of the 16-b				-4 Minimiza tha		
E. Note and Dainy Bubbandari Construction      Single-add receiver input wee seasand and receiver input wee seasand and wee switching randomly.      Queet wee seasand receiver input receiver input wee receiver input to the receiver rinput to the receiver				impact of mira		
B. Note and Dainy      Single-add signals at the social state of the so				handing		
B: Note and Data      Bigs-add dignal at the docillage      consultable between        Byditmone      rectiver injurt were ensaued      adjacent      inse        Consultation      rectiver injurt were ensaued      between      between        Consultation      rectiver injurt were ensaued      between      between        Consultation      rectiver injurt      between      between        Consultation      the oscillacope for an ative witchin pair      original by common-mode      noise        2)noiseswing      differential aggressors      quiet vicim      consultatic in 14.9%, or the 320-aV      signal average        3)ddiay      agg diagrams at the receiver input when all have of the 15b bua were switching randomly.      The 20-aV      differential signal syning produced a 200-aV      opening.        The ensaured delay input to the receiver input to the receiver output to the r				infuctionas		
2)	R Noire and Dela	Single-anded signals at the	oscillosos	crossializ batmaan		
Laboratoria      Income spok metabolis also totaversel to define instance also totaversel totavers	D. NODE GRA DEL	consider input true managed and	ANTANANE	adiscant lines		
A)-monther  A	Lacadoreca	converted to differential sized by		holound Inte		
Upriformance  Upriformance  Upriformance  Common-mode    2)noiseswing  differential aggressors  Quiet Vicin pair  noise    3)dday  aggs diagrams at the recover input  The  20-uV    when all lane of the 16-b bua were switching randomly.  offerential signal synthyce of one synthy	crosstall:	the oscilloscope for an active		origanity an		
2)noise swing 3)delay eya diagrams at the receiver input when all tans of the 16-b bus were switching randomly. 200-bV eya patrix 200-bV 200-bV 200-bV eya patrix 200-bV eya eya eya eya eya eya eya eya	nerformance	trictim nair and a cruiat victim nair		common-mode		
2)noiseswing differential aggressors quiet victim crossing 120-ntV par s characteristic in 14.4%, par s characteristic in 14.4%, signal avriag 3)delay when all lanes of the 16-b bus were switching randomly.	Personalities	Traine part and a quest trease part		noise		
A/maxwestwage  Valent nutual aggremotes  pair  inter 200-mW  inter 200-mW  inter 200-mW  when all tame of the 16-b bus  were switching randomly.  200-mV  inter 200-mW  inter 2	2)- opica string	differential approximations	oniat michim	crosstalls in 14.4%		
3)delay eya diagrams at the receiver input when all lanes of the 16-b bus dispal sovie when all lanes of the 16-b bus dispal sovie were switching randomly. 200-BV eye opening. The massured delay from the driver input to the receiver output is 500 gs	2/ WINGSWEIG	Giacicina aggresous	ques vicine	of the 250-mV		
3)delay egg diagrams at the receiver input The 20-mV when all lanes of the 16-b bus differential signal were switching randomly. 200-mV eye opening. The massured delay from the driver input to the receiver output is 500 gs		1	Post .	signal groing		
Construction of the field of the second	3)	ana diagrams at the receiver input		The 30.mV		
were switching randomly. were switching randomly. Switching randomly.	J, waay	when all langs of the 16th how		differential sizes		
During seasonary. 200-asV eye opening. The measured delay from the deiver input to the receiver output is 500 ps		when an rate of the 10-0 bis		surface on durad a		
200-by eye opening The measured delay from the driver input to the receiver output is 500 gs		were ownering rationally.		200 mV		
The measured delay from the driver input to the receiver outbur is 500 cs				200-lav eye		
fire measured delay from the driver input to the receiver output is 500 gs				The measured datase		
input to the scolar output is 500 pg				from the driver		
output is 590 ps				incut to the conver		
				input to die feceiver		
including 160 or of		1		including 160 pc of		

			driverdelay	
			and 210 pa of	
			receiver delay, a	
			283% reduction	
			compared to the	
			reference single-	
			ended repeater bus.	
4)impact of	multilaver bus structure in Fig. 13		The worst-case	The measured noise is still
crosstalk on the low	was also implemented		crosstalk occurs	primarily common mode and car
swing	in the test chin		when all the full-	he ignored due to the small
has due to a full-	It consists of a		swing signals	coupling capacitance between
swing aggressorbus.	full-swing 8-b VM bus crossing		switch in-phase in	different lavers.
	orthogonal ty beneath the 16-b		the mating region	
	form- strain or hass		nearthe	
	1000 marg bab.		receiver side of the	
			forwarring has	
C Bruner	data activity factors		For actinate factors	The relative power performance of
Dafomana	data activity factors		shows 0.1 the 16.h	the proceed perioritative of
636000605			above 0.1, the 10-0	tachoices is bights columbations
			diminster 35.5	activity forther deep below 0.07
			487-mW mmor	activity laciols didp below 0.0 2.
			aminulant to 0.80-	To addition this technique
			1.52 olds a 15.0%	compare function aminet theirs
			67.59/ enduction in	Compares lavorably against typica
			0757616000101111	CALDUSSES as these require allovity
			companison to the	factors nigher than 0.5 (random
			reference VIX	data) to achieve better power
			repeater dus	pertormance.
Power Performane	The power performance of the	1)time-	Instruction bus	Pre-emphasis only saves 1.4% of
	proposed pre-emphasis bus	based Alpha	(act=0.352), data	power on the instruction address
	was also analyzed based on a time-	21264	address bus	bus, but the instruction address bus
	based Alpha 21264 processor	processor	(act=0.097),	exhibits a high correlation of
	simulator program . Instruction	simulator	and data bus	switching activity for the lowe
	and data (i.e., load/	program	(act=0.121)	order bits, which indicates a higher
	store) streams were modified to		exhibit the same	spatial locality among the address
	extract data activity profiles.	2)	uniform activity	streams since instructions are
	A total of 100 million 32-b	SPECint200	distributions.	usually stored in adjacent locations
	instructions and another total of	0 test suite	Hence, the	of memory.
	100 million 32-b data were		application of pre-	A bus scheme using pre-emphasis
	collected for benchmarks from		emphasis can save	on lower order bits and traditional
	theSPECint2000 test suite.	3)GNU		VM bus on higher order bits could
	The accumulated data activity	Compiler	52.1% of power on	be used to take advantage of this
	profilefrom the GNU Compiler	Collection	the instruction bus,	high spatial locality, but the delay
	Collection (GCC) benchmark (i.e.,	(GCC)		latency difference between the two
	C programming language	benchmak	13.2% on the data	techniques would need to be
	compiler) are shown in Fig. 15 for		address bus, and	adjusted if power optimization were
	instruction address instruction.			the main concern.
	data address, and data patterns.		20.4% on the data	
			bus	
i				· · · · · · · · · · · · · · · · · · ·

 $(V_{th})$  at  $D_{out}$  and "0" to "1" or "1" to "0" transition are emphasized. The signal swing attenuation reduces power consumption and the overdrive increases signaling speed by providing a larger signal than required at the receiver input . Both the attenuation and overdrive are the by-products of driver pre-emphasis, which de-emphasizes the low frequency component of signal to reduce inter-symbol interference (ISI) and improve bandwidth.

#### Table 2. Input For Pre Emphasis Circuit

Input clock	PRBS output 10 ns[*]	PRBS output[2]
Signal swing	75mv	100mv
Targated data rate	2Gb/s	2Gb/s
Static current	2.00ma	1.6ma

Note: \* Indicate results of project work which is simulated & verified in microwind & dsch

#### 4. EYE DIAGRAM

What is an eye diagram?

In telecommunication, an eye pattern, also known as an eye diagram, is an oscilloscope display in which a digital data signal from a receiver is repetitively sampled and applied to the vertical input, while the data rate is used to trigger the horizontal sweep. It is so called because, for several types of coding, the pattern looks like a series of eyes between a pair of rails. Several system performance measures can be derived by analyzing the display. If the signals are too long, too short, poorly synchronized with the system clock, too high, too low, too noisy, or too slow to change, or have too much undershoot or overshoot, this can be observed from the eye diagram. An open eye pattern corresponds to minimal signal distortion. Distortion of the signal waveform due to inter symbol interference and noise appears as closure of the eye pattern.



Figure 3 Eye Diagram for Pre Emphasis CircuitPAGE SIZE

### 5. SENSE AMPLIFIER

A flip flop sense amplifier is used for the receiver . The Vdd/2 bias helps build a large (Vgs-Vth) value on both inputs of the differential sense amplifier to make it less sensitive to transistor mismatch. Special considerations in layout, large input transistors and dummy cells, are used to compensate input offset. Here guideline from United State Patent (number:7557630,b2,7 july 2009) Name: sense amplifier based flip flop for reducing output delay and method thereof[20].

## 6. WORKING

The SAFF consists of the SA in the first stage and the slave set-reset (SR) latch in the second stage as shown in Figure.4.Thus SAFF is a flip-flop where the SA stage provides a negative pulse on one of the inputs to the slave latch :or (but not both), depending whether the output is to be set or reset. It senses the true and complementary differential inputs. The SA stage produces monotonic transitions from one to zero logic level on one of the outputs, following the leading clock edge. Any subsequent change of the data during the active clock interval will not affect the output of the SA. The SR latch captures the

transition and holds the state until the next leading edge of the clock arrives. After the clock returns to inactive state, both outputs of the SA stage assume logic one value. Therefore, the whole structure acts as a flip-flop.

## 6.1 Review of the Pulse-Generating stage **Operation**

When is low, nodes labeled and are pre charged through small and p MOS transistors, Figure. 4 The lower limit on the size of these transistors is determined by their capability to pre charge the nodes in one half of the cycle. The high state of and keeps and on, charging their sources up to because there is no path to ground due to the off state of the clocked transistor Since either or is on, the common node of and is also pre charged to Therefore, prior to the leading clock edge, all the capacitances in the differential tree are pre charged. The SA stage is triggered on the leading edge of the clock. If is high, node is discharged through the path turning off and on. If is high, node is discharged through the path turning off and on. After this initial change, further changes of data inputs will not affect the state of the and nodes. The inputs are decoupled from the outputs of the SA forming the base for the flip-flop operation of the circuit. The output of the SA, which is forced low at the leading edge of the clock, becomes floating low if the data changes during the high clock pulse. The additional transistor Allows static operation, providing a path to ground even after the data is changed. This prevents the potential charging of the low output of the SA stage, due to the leakage currents. Those currents cannot be neglected in low-power designs where the is lowered.performance affected by the scaling of the supply voltage. However, the additional. Transistor forces the whole differential tree to be pre charged and discharged in every clock cycle, independent of the state of the data after the leading edge of the clock. The additional transistor is minimized, to prevent a significant increase in delay of the SA stage, due to the simultaneous discharging of both the direct path capacitive load and the load of the opposite branch. This flip-flop has differential inputs and is suitable for use with differential and reduced swing logic. It uses single-phase clock, and has small clock load. Its first stage assures accurate timing, due to its SA topology, which is very important at high operating frequencies.



Figure.4 Sense Amplifier

### 6.2 Symmetric Slave Latch

The SR latch of the SAFF, shown in Figure 4 operates as follows: Input S bar is a set input and R bar is a reset input. The low level at both S bar and R bar node is not permitted and that is guaranteed by the SA stage. The low level at S bar sets the output Q to high, which in turn forces to Q bar low. Conversely, the low level at R bar sets the Q bar high, which in turn forces Q to low. Therefore, one of the output signals will always be delayed with respect to the other. The rising edge always occurs first, after one gate delay, and the falling edge occurs after two gate delays. Additionally, the delay of the true Q output, depends on the load on the complementary output Q, and vice versa. This limits the performance of the SAFF.

## 7. SIMULATION RESULT FOR SENSE AMPLIFIER



Figure 5 Simulation Result for Sense Amplifier

## 8. TEST BENCH FOR SENSE AMPLIFIER

By observing the differences in outputs between the pairs of flip-flops, the unknown values of inverter delays and sums of setup time, delays can be measured. At cycle times which are long enough for both flip-flops to successfully capture the data, the output waveforms at two flip-flops following the chains that differ in one inversion are out of phase as expected from Figure. 6, and shown in Figure..7



Figure 6. Test Bench For Sense Amplifier

## 9. SIMULATION RESULT FOR TEST BENCH OF SENSE AMPLIFIER



Figure 7. Simulation Result for Test Bench

As the clock frequency increases, the flip-flop that follows the longer inverter chain fails to capture the data due to setup violation, as observed in Figure.7. With further shortening of the clock cycle the signal propagating through the longer inverter chain does not arrive in time, however, the flip-flop will at some point start to successfully capture the pervious value of the signal. The capturing of that previous signal value by the flip-flop will be stabilized only after the signal arrives after the hold-time window of the flip-flop, thus avoiding the hold-time violation. Capturing of the previous value of the flipflop receiving inverter chain path containing one inversion less, as shown in Figure. 7.

### 10. TEST BENCH FOR SENSE AMPLIFIER WITH LOAD INVERTER & CAPACITOR



#### Figure 8: Test Bench for Sense Amplifier With Load Inverter & Capacitor

Simulated and measured data is summarized in Table 3.The measured results show a very good agreement with the simulation, which testifies not only to the accuracy of the post-layout simulation but a validity of described method for measuring flip-flop parameters as well. The accuracy of our measurement lies within 30 ps in both and directions. In order to measure the flip-flop performance, a simple test structure was implemented on the test chip shown in Figure 8.The minimum delay between the latest point of data arrival and output transition is measured indirectly, using the structure from Figure. 6.8. Several chains of inverters as depicted in Figure.8 were implemented. The measurement results were averaged over a set of sample chips obtained from the test run. The test chip contained a time-base generator, which allowed wide variation of clock frequency. The clock frequency was raised until one of the flip-flops receiving signal from a chain of inverters failed. The time period corresponding to the failing clock frequency was calculated and entered into a set of equations describing the timing relationship between the flip-flop parameters and the signal delay

## 11. SIMULATION RESULT FOR TEST BENCH OF SENSE AMPLIFIER WITH LOAD INVERTOR & CAPACITOR:



Figure.9. Simulation Result for Test Bench of Sense Amplifier With Load Invertor & Capacitor

### 12. PRBS

On-chip pseudo-random bit sequence (PRBS) generator implemented based on an 8-bit data generator structure. Semidynamic flip-flop (SDFF) is chosen for the data generator to take advantage of its negative setup time. Pseudo random binary sequence is essentially a random sequence of binary numbers. So PRBS generator is nothing but random binary number generator. It is 'random' in a sense that the value of an element of the sequence is independent of the values of any of the otherelements. It is 'pseudo' because it is deterministic and after N elements it starts to repeat itself, unlike real random sequences. The implementation of PRBS generator is based on the linear feedback shift register (LFSR). The PRBS generator produces a predefined sequence of 1's and 0's, with 1 and 0 occurring with the same probability. A sequence of consecutive n\*(2<sup>n</sup> -1) bits comprise one data pattern, and this pattern will repeat itself over time. In this project, the entire design of the PRBS generator was implemented using DSCH and the simulation were done and tested on the MICROWIND simulator.



Figure :10 Pseudo Random Bit Sequence Generator



Figure :11: Simulation in DSCH

#### **13. SIMULATION RESULT FOR PRBS**



#### Figure :12 Simulation Result For PRBS

On-chip pseudo-random bit sequence (PRBS) generator implemented based on an 8-bit data generator structure as shown aboveCharacteristics Of Output Stream: By definition, the period of an LFSR is the length of the output stream before it repeats. Besides being non-repetitive, a period of a maximal length stream has other features that are characteristic of random streams.

#### 13.1 Sums of Ones and Zeroes.

In one period of a maximal length stream, the sum of all ones will be one greater than the sum of all zeroes. In a random stream, the difference between the two sums will tend to grow progressively smaller in proportion to the length of the stream as the stream gets longer. In an infinite random stream, the sums will be equal.

#### 13.2 Runs of Ones and Zeroes.

A run is a pattern of equal values in the bit stream. A bit stream like 10110100 has six runs of the following lengths in order: 1, 1, 2, 1, 1, 2.

One period of an n-bit LFSR with a maximal length tap sequence will have 2(n-1) runs (e.g., a 5 bit device yields 16 runs in one period). 1/2 the runs will be one bit long, 1/4 the runs will be 2 bits long, 1/8 the runs will be 3 bits long, etc., up to a single run of zeroes that is n-1 bits long and a single run of ones that is n bits long. A random stream of sufficient length shows similar behavior statistically.

#### **13.3 Shifted Stream.**

Take the stream of bits in one period of an LFSR with a maximal length tap sequence and circularly shift it any number of bits less than the total length. Do a bitwise XOR with the original stream.

A random stream also shows this behavior. One characteristic of the LFSR output not shared with a random stream is that the LFSR stream is deterministic. Given knowledge of the present state of the LFSR, the next state can always be predicted

## 14. PRBS+PREEMPHASISCIRCUIT+SE NSE



#### Figureure:13:Prbs+Preemphasiscircuit+Sense

The output of the prbs+preemphsis circuit+sense amplifier is shown in above Figureure 13.

The clock load of a typical static DFF is already equal to four minimum size inverters and a dynamic flip-flop with more clock load has to be used at the high speed. A 127-bit Pseudo-Random Binary Sequence (PRBS) input. The measurement results at the receiver input are shown in Figureure :13, simple interconnect with no repeater (left), interconnect with one repeater (middle), and interconnect with driver pre-emphasis (right). A data pattern is used for the waveform measurement to show inter-symbol interference (ISI) and the PRBS input is used for the eye diagram measurement. At 2Gb/s, the simple interconnect has severe ISI, resulting in eye closure. The interconnect containing repeater reduces ISI by boosting the whole signal, while the interconnect using driver preemphasis does this by attenuating the low-frequency signal components. Both approaches increase bandwidth, but driver pre-emphasis saves power. An interconnect delay latency of 720ps is measured and matches the simulation results.

## 15. SIMULATION RESULT FOR PRBS+PRE+SA



Figure 14 Simulation Result For Prbs+Pre+Sa:

To transmit 2Gb/s signal on the previous analyzed interconnect, a driver pre-emphasis circuit is designed based on the architecture proposed in Figureure 14.

## 16. Pre Emphasis Output (Driver Side)

Driver side output is shown in above Figure 15 Current-mode signaling can be used to provide higher interconnect bandwidth]. For the current-sensing circuit architecture shown in Figureure 15 a static current path always exists between the driver and receiver stages even if there is no data activity on the interconnect. To compensate for this static current, we propose to use a pair of differential interconnects with a bridge resistor termination R signaling. The current return path is well-defined in a differential structure and it reduces the impact of inductive effects. Besides, the combination of driver pre-emphasis, current-mode sensing, and differential signaling increase interconnects. It therefore dominates inductive effects.





# **17.** Simulation Result for Driver Side Output



Figure:16 Simulation Result For Driver Side Output:

Both the attenuation and overdrive are the by-products of driver pre-emphasis, which de-emphasizes the low frequency component of signal to reduce inter-symbol interference (ISI) and improve bandwidth.

## **18. COMPLETE DESIGN OF 32GB/S**



Figure:17 Complete Design Of 64Gb/s(future work)



Figure:18 simulation output of the 64gb/s.



Figure 19: voltage vs time for 64gb/s circuit



Figure 20:eye diagram.

The signal swing on the bridge resistor is limited by the sensibility of the sense-amplifier receiver. The driver size is decided by the targeted data rate the static current overhead, 2Gb/s and 1.6mA in this case.

## **19. CONCLUSION**

Delay, power, area, and noise are all important performance metrics in on-chip signaling methodologies. This project explored and applied communication and circuit techniques to on-chip signaling while achieving various design tradeoffs. Similar to the optimization of SRAM designs, delay and power performances there were also improved by trading off signal swing and noise margin, while a degradation of these metrics was allowable within a confined domain of global busses where noise levels were tightly controlled by circuit techniques and bus structures.

### **20. FUTURE SCOPE:**

Here we are using the pre emphasis signaling with 2Gb/s signaling capacity.But the actual capacity of pre emphasis signaling is up to 7 Gb/s.By using this parameter we can redesign for the 64 Gb/s.bus

### **21. REFERENCE**

- H. Bakoglu, "Circuits," in Interconnections and Packaging for VLSI,1st ed. Reading, MA: Addison-Wesley, 1990.
- [2] P. Larsson-Edefors, "Investigation on maximal throughput of a CMOS repeater chain," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 4, pp. 602–606, Apr. 2000
- [3] R. Chang, N. Talwalkar, C. Yue, and S. Wong, "Near speed-of-ling signaling over on-chip electrical interconnects," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 834–838, May 2003.
- [4] P. Jose and K. L. Shepard, "Distributed loss compensation for lowlatency on-chip interconnects," in IEEE ISSCC Dig. Tech. Papers, Feb.2006, vol. 21.7, pp. 1558–156
- [5] E. Prete, D. Scheideler, and A. Sanders, "A 100 mW 9.6 Gb/s transceiver in 90 nm CMOS for next-generation memory interfaces,"in IEEE ISSCC Dig. Tech. Papers, , Feb. 2006, vol. 4.5, pp.253–262.

- [6] R. Bashirullah, W. Liu, R. Cavin, III, and D. Edwards, "A 16 Gb/s adaptive banwidth on-chip bus based on hybrid current/voltage mode signaling," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 461–473, Feb. 2006.
- [7] N. Tzartzanis and W. W. Walker, "Differential currentmode sensingfor efficient on-chip global signaling," IEEE J. Solid-State Circuits, vol.40, no. 11, pp. 2141– 2147, Nov.2005.
- [8] D. Schinkel, E. Mensink, E. A. M. Klumperink, E. van Tuijl, and B.Nauta, "A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited on-chip interconnects," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp.297–306, Jan. 2006.
- [9] L. Zhang, J. Wilson, R. Bashirullah, L. Luo, J. Xu, and P. Franzon, "A 32 Gb/s on-chip bus with driver preemphasis signaling," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, vol. P.16, pp. 265–268.
- [10] W. Dally and J. Poulton, Digital Systems Engineering.Cambridge,U.K.:CambridgeUniv.Press, 1997.
- [11] T. Sakurai, "Closed-form expressions for interconnection delay, coupling,and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40,no. 1, pp. 118–124, Jan. 1993.
- [12] E. Seevinck, P. van Beers, and H. Ontrop, "Currentmode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 525–536, Apr. 1991.
- [13] L. Zhang, J. Wilson, R. Bashirullah, and P. Franzon, "Differential current-mode signaling for robust and power efficient on-chip global interconnects," Electr. Perform. Electron. Packag., pp. 315–318, Oct. 2005.

- [14] B. Nikolic, V. Stojanovic, V. G. Oklobdzija, W. Jia, J. Chiu, and M.Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876–884, Jun. 2000.
- [15] R. Ho, K. Mai, and M. Horowitz, "Efficient on-chip global interconnects," in Proc. Symp. Very Large Scale Integr. Circuits, Jun. 2003, pp. 271–274.
- [16] K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Trans. Electron Devices, vol. 49, no. 11, pp. 2001–2007, Nov. 2002.
- [17] Y. Ismail, E. Friedman, and J. Neves, "Figureures of merit to characterize the importance of on-chip inductance," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 6, pp. 442–449, Dec. 199
- [18] A. Deutsch, P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, and P. J. Restle, "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, vol. 89, no. 4, pp. 529–555, Apr. 2001
- [19] D. Burger and T. M. Austin, The SimpleScalar Tool Set, Version 2.0,Univ. Wisconsin, Madison, WI, Tech. Rep. CS-TR-97-1342, Jun. 1997.
- [20] J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood
- [21] Cliffs, NJ: Prentice-Hall, 1996.
- [22] United State Patent (Number:7557630,b2,7 july 2009) Name: sense amplifier based flip flop for reducing output delay and method thereof.