Low-Power Side-Channel Attack-Resistant Asynchronous S-Box Design for AES Cryptosystem

H. Shree Kumar M.Tech VLSI Design, SRM University. K. Suganthi Asst. Professor(Sr.G), SRM University

ABSTRACT

A novel asynchronous combinational S-Box (substitution box) design for AES (Advanced Encryption Standard) cryptosystems is proposed and validated. The S Box is considered as the most critical component in AES cryptocircuits since it consumes the most power and leaks the most information against side-channel attacks. The proposed design is based on a delay-insensitive logic paradigm known as Null Convention Logic (NCL). The proposed NCL

S-Box provides considerable benefits over existing designs since it consumes less power therefore suitable for energy constrained mobile crypto-applications. It also emits less noise and has flatter power peaks therefore leaks less information against side-channel attacks such as differential power/noise analysis. Functional verification, analog simulation and power measurement of NCL S-Box have been done using Mentor Graphics EDA (Electronic Design Automation) tools to assure low-power side-channel attack resistant operation of the proposed clock-free AES S-Box design.

1. INTRODUCTION

Advanced Encryption Standard (AES) [1] is a symmetric encryption algorithm based on a design principle known as a substitution-permutation network. The AES cipher is a series of transformations that convert the plaintext to cipher text by using secret keys. Each round consists of Add Round Key, Shift Rows, Mix Columns steps which are linear operations and Sub Bytes step to be non-linear. The AES algorithm's operations are performed on a two-dimensional array of bytes called the State, which consists of four columns and four rows of bytes. Sub Bytes step is the first step of AES round. Each byte in the array is updated by a 8-bit substitution box (S-Box), derived from the multiplicative inverse over GF (2^8) . AES S-Box is constructed by combining the inverse function with an invertible affine transformation in order to avoid attacks based on mathematics. A block diagram of AES S-Box is shown in Fig.1 (a). In the consequent Mix Columns step, an linear transformation operates on each column of the state. The last step, Add Round key, it add a round key to the state by doing the bitwise XOR operation in an AES round .Since AES has become a FIPS standard in November 2001, various attempts of attack against the AE Shave been made. By exhaustive search, with 256-bit keys, 2256 possibilities must be checked, which lead apparent impossibility of attacks under such method. However, side-channel attacks have been proved to successfully attack the AES. Published side-channel attacks include simple power analysis (SPA) attack and differential power analysis (DPA) attack [2], which attack the cryptosystem that inadvertently leak information about the

operations they process. DPA attacks are proven to be substantially effective to either directly reveal the hidden private key or significantly reduce key search space for faster and feasible exhaustive search. During these years, various countermeasures of resisting Side-channel analysis attacks have been proposed, including Software-based and hardwarebased methods. The hardware Implementation of the AES essentially has higher reliability than software since it is difficult to be read or modified by the attackers and less prone to reverse engineering. The goal of countermeasures against DPA attacks is to reduce or balance the power consumption. For example, one can insert addition noise to interference the power [4], insert the random delays [6], static complementary CMOS logic [3], or the masked logic. However, these methods cannot prevent DPA attacks completely because of the power leakage of CMOS circuit [7]. Dual-rail method is the most promising logic style among many countermeasures. Sense Amplifier Based Logic (SABL) [3], Wave dynamic differential logic (WDDL) [4] and Masked Dual-rail precharged Logic (MDPL) [5] are all based on dual-rail logic. The benefit of dual-rail logic is that the constant power consumption can be achieved since the signals are implemented by two complementary wires. The downside is dual-rail method generally increase the area and time delay [9]. Another good countermeasure is using asynchronous logic, [8] presents that the power dissipated is independent of the input data in asynchronous logic. In this article, we propose an asynchronous AES S-Box based on a Null Convention Logic (NCL) [9], which matches the two important properties mentioned above; dual-rail encoding and clock-free operation. It is intended to achieve low power consumption for mobile applications and considerable resistance against side-channel attacks such as DPA



Fig 1: (a) Combinational S-Box architecture with encryption and decryption data paths. (b) Block diagram of multiplicative inversion over the GF(28) component, where *MM* is modular multiplication and XOR is EXCLUSIVEOR operation

The downside is dual-rail method generally increase the area and time delay [5]. Another good countermeasure is using asynchronous logic, [3] presents that the power dissipated is independent of the input data in asynchronous logic. In this article, we propose an asynchronous AES S-Box based on a Null Convention Logic (NCL) [4], which matches the two important properties mentioned above; dual-rail encoding and clock-free operation. It is intended to achieve low power consumption for mobile applications and considerable resistance against side-channel attacks such as DPA.

2. SCA VULNERABILITY OF AES S-BOX AND EXISTING COUNTER MEASURES

Differential power analysis (DPA) is a type of side-channel attacks. DPA attack can extract secret keys through statistically analyzing power consumption measurements from a cryptosystem [2]. To do the DPA attack, normally attackers would do the following steps: (1) collect the power consumption measurements from the encrypted device with random inputs; (2) classify the collected results by using decision function; (3) redo (1) with a hypothetical key; (4) sort the results to the existing sets; (5) do the average power calculation in each sets; (6) compare different results until find the correct key. If the hypothetical key is the real key, it can be identified by a obviously spikes in the differential traces. Otherwise, the key is incorrect. In the Sub Bytes operation, S-Box is the most critical component, as it determines the power consumption and throughput of not only the Sub Bytes operation but also the AES hardware implementation. Therefore, in this work, our research is focus on the S-Box design.

3. ASYNCHRONOUS AES S-BOX DESIGN

Asynchronous clock less circuits require less power, generate less noise and produce less electro-magnetic interference compared to their synchronous counterparts. Null Convention Logic (NCL) is a delay-insensitive logic which belongs to the asynchronous circuit's categories. NCL circuit utilizes dualrail and quad-rail logic to achieve this delay insensitivity [9]. A dual-rail signal can represent one of available three states, DATA0, DATA1 and NULL, which corresponds to Boolean logic 0 (i.e., DATA0), Boolean logic 1(i.e., DATA1) and control signal NULL for asynchronous handshaking, respectively. In order to achieve clock-free operation, two delay-insensitive registers on both sides of the combinational NCL circuit with local handshaking signals are needed. In this research, dual-rail signals substitutes for corresponding conventional Binary signals in the NCL AES S-Box The AES S-Box algorithm adapted in this research follows the combinational logic circuit architecture.The affine transformation and inverse affine transformation Components follow a series of Boolean equations given in Table 1. As shown in the table, the affine transformation and inverse affine transformation components require 16 and 12 XOR gates, respectively. The multiplicative inversion in GF(28) follows the procedure shown in Figure 1(b). Map, square, multiplication operations also require significant amount of XOR gates of which the sum is 95. To convert the conventional S-Box into NCL, replacing the Boolean XOR and AND operation into a dual-rail NCL gate is required. Besides a series of XOR gates with AND gates, two NCL multiplexers are needed for switching between encryption and decryption process. Unlike Boolean logic, NCL has 27 Fundamental threshold gates [9] to realize arbitrary logic. In order to achieve the input-completeness and observability, it is important to choose

TABLE 1: Boolean Equation for Affine Transformationand Inverse Affine Transformation components.

$Q = aff_trans(i)$	$Q = aff_trans^{-1}(i)$			

$Q_{0=}(i_{0\circledast}i_{4)\circledast(i5+i6)\circledast(i7\circledast1)}$	$Q_0 = \bm{i_{2 \circledast i 5 \circledast i 7 \circledast 1}}$
$Q_1 = \boldsymbol{i_1} \circledast \boldsymbol{i_{5}} \circledast \mathrm{i_{6}} \circledast \mathrm{i_{7}} \circledast \mathrm{i_{0}} \circledast \mathrm{i_{1}}$	$Q_1 = \ \boldsymbol{i_0} \otimes \boldsymbol{i_{3}} \otimes \boldsymbol{i_6}$
$Q_{2=}\;\boldsymbol{i_{2}}_{\boldsymbol{\$}}\boldsymbol{i_{6}}_{\boldsymbol{\$}i7}\boldsymbol{\$}_{i0}\boldsymbol{\$}_{i1}$	$Q_{2=}\;i_1{\scriptstyle\textcircled{\$}}i_{4{\scriptstyle\textcircled{\$}}i7{\scriptstyle\textcircled{\$}}1}$
$Q_{3=}\;i_{3\; \texttt{B}}i_{7\texttt{B}i0\texttt{B}i1\texttt{B}i2}$	$Q_{3=}~\boldsymbol{i_{2\circledast}}\boldsymbol{i_{5\circledasti0}}$
$Q_{4=}\;i_{3\; \texttt{B}}i_{7\texttt{B}i0\texttt{B}i1\texttt{B}i2}$	$Q_{4=} \boldsymbol{i_{1 \circledast}} \boldsymbol{i_{3 \circledast i 6}}$
$Q_{5=}\;i_{1\;\$}i_{5^{\circledast}i2^{\circledast}i3^{\circledast}i4^{\circledast}1}$	$Q_{5=}~\boldsymbol{i_2} \circledast \boldsymbol{i_4} \circledast i_7$
$Q_{6=}\;i_{6\; \texttt{B}}i_{2^{\texttt{B}i3\texttt{B}i4\texttt{B}i5\texttt{B}1}}$	$Q_{6=}~\boldsymbol{i_0}_{\$}\boldsymbol{i_{3}}_{\$i5\$1}$
$Q_{7=}\; \boldsymbol{i_{7}}_{\$} \boldsymbol{i_{3}}_{\$i4\$i5\$i6}$	$Q_{7=}~i_{1}{}_{\textcircled{0}}i_{4\textcircled{0}i6}$

appropriate threshold gates. For example, in the design of a 2:1 multiplexer, according to the Karnaugh map in Figure. 3(a), the sum-of-product (SOP) functions can be simplified as follows:

Z0 = A0S0 + S1B0; (1)

Z1 = A1S0 + S1B1; (2)

After modifying both functions for input completeness, new SOP functions are obtained as follows:

Z0 = A0S0 (A0 + A1)(B0 + B1) + S1B0(A0 + A1)(B0 + B1);(3)

Z1 = A1S0 (A0 + A1)(B0 + B1) + S1B1(A0 + A1)(B0 + B1);(4)

(a)



) Optimized NCL multiplexer



Fig. 2.: (a) Optimized NCL multiplexer.(b) K-map for the NCL multiplexer



....>> Input-complete NCL XOR

In NCL, each NCL combinational logic block should be bracketed by input and output registrations to alternate a NULL wave front and DATA wave front to achieve delay insensitivity. Since two consecutive DATA wave fronts are separated by a NULL wave front, a reference clocking signal is not needed. Each NCL register has a single bit Ko(i.e., output acknowledgement signal) and Ki (i.e., input acknowledgement signal) signals which alternate between 0 and 1, defined as request for null (i.e., rfn) and request for data (i.e., rfd), respectively. Timing is locally handled



NCL and functions for the proposed NCL S-Box-

Fig. 3: Input-complete NCL XOR and NCL AND functions for the proposed NCL S-Box.

by this delay-insensitive hand-shaking protocol. In the completion detection component, the Ko signals are gathered and they are operated through an cascade of AND gates where output is set to Ki of the previous register, determining the state of current operation. Notably, the proposed NCL S-Box design shown in Figure 2 is free from glitches. Two possible transitions, NULL-to-DATA and DATA-to-NULL are monotonic and glitch-free since only 0 " 1 wire transitions are possible for NULL-to-DATA cycle and 1 " 0 wire transitions for DATA-to-NULL cycle, respectively. Therefore, the proposed NCL S-Box is completely immune to side-channel attacks based on glitch power/noise measurements.

4. FUNCTIONAL VERIFICATION OF THE S-BOX DESIGN

The simulation result of each part of the S-Box is shown below using Modelsim..

4.1 AFFINE TRANSFORM AND INVERSE AFFINE TRANSFORMATION



The affine transformation and inverse affine transformation components follow a series of Boolean equations 8-bit input and output, respectively. Both transformations require many XOR gates. We have carried out the Affine and inverse affine transformation using Verilog.

4.2. THE MULTIPLICATIVE INVERSE IN GF (2⁸) IS

Pesidjes							
🛯 🎝 / Multiplicative_Enversion (A	11110001	0111100	000001	<u>)aa 100000</u>	00111000	())	(11110)01
🚽 /Multiplicative_Inversion/Ainv	0000000	10011101	000:000	0110010	101100	þuuddi	
Multiplicative_Inversion/v1	1001	110	000	<u>)1110</u>	00	2000	1001
	0001	1011	011	000	1001	0001	
🚽 / Multiplicative_Inversion/v3		101	111)000)m	2000	111
🚽 //Aultpicative_Inversion/v4		1011	000	<u>]1010</u>	1011	2001	(110)
///ultpicative_Inversion/v5		1101	001	011)000		(110)
🛃 / Multiplicative_Inversion/v6		111	011	3011	1001	J001	1111
🚽 /Multiplicative_Inversion/v7	0000	011	101)0011	1001	2001	(00)
	0000	0010	1100	0111	0110	0001	2000
🛃 / Multiplicative_Inversion P		1111	111	3010	J 011)	1111
₽-4 /Multiplicative_Inversion/P		110	0111	1110	00	2000	1001
		1100	001	000	1000	0001	
🛃 / Multiplicative_Inversion P		1011	111)000	1001	J001	
📲 🎝 / Multiplicative_Inversion (M		1111	001	1010	0011	2000	1111
		1100	001	000	1000	0001	
🚽 / Multiplicative_Inversion (M		101	111)000	þm		111
📲 🎸 / Multiplicative_Inversion (M		10	0		11	20	
		11	1		11	01	
🚽 //Aultpicative_Inversion/M		11	1)0			
🚽 //Aultpicatire_Inversion/M		1	h		01	(jo	
		0	1)0			11
🚽 / Multiplicative_Inversion (M		ii ii	1)0			
🚽 //Aultpicatire_Inversion/M		1)0	þ		11
🕵 🖞 //Aultiplicative_Inversion/M		11	1)0	ju 🛛	b)	
👷 🎝 / Multiplicative_Inversion (M		1	1)u			
🚽 //Aultpicative_Inversion/M		11	1)0			
🛃 //Aultiplicative_Inversion/M		1	1)0			
🚽 / Multiplicative_Inversion/M		1)	10		11		
n 🥼 Milininshia TelanineM	24	11	2		ha .	24	
LES Nov	3000 ns	5	SUINS	1000 rs	1500 rs	2000 rs	2500 ns 3000 ns
👔 🖊 Cursor 1	Ors	Ons					

First, map operation converts the 8-bit input into elements of GF (2^4) (i.e., a^h and a^l). Then, calculate the square of a^h and a^l . It should be noticed that multiplication in GF (2^4) is done by multiplying the polynomial $a^h(x) a^h(x)$ followed by a modular reduction. Lastly, a series of multiplication and XOR operations were implemented to extend the field GF (2^4) to the field GF (2^8) .

4.3 NCL MULTIPLEXER



In the design of a 2:1 multiplexer, according to the Karnaugh map, the sum-of-product (SOP) functions can be simplified as follows.

$$Z^0 = A^0 S^0 + S^1 B^0$$

 $Z^1 = A^1 S^0 + S^1 B^1$

After modifying both functions for input completeness, new SOP functions are obtained as follows:

$$Z^{0} = A^{0} S^{0} (A^{0} + A^{1}) (B^{0} + B^{1}) + S^{1} B^{0} (A^{0} + A^{1}) (B^{0} + B^{1})$$

$$Z^{1} = A^{1} S^{0} (A^{0} + A^{1}) (B^{0} + B^{1}) + S^{1} B^{1} (A^{0} + A^{1}) (B^{0} + B^{1})$$

After connecting all the blocks we obtained the S-BOX with its simulation results given below

Messages							
₽-4> /M_TopModule/In S	51		26	32	51		
/M_TopModule/Sel 0	0						
₽	01100110	100001	10100010	01010100	01100110		
₽	00110110 000	011101	01100111	01001100	00110110		
₽	00110110	01001	00011010	01001100	00110110		
₽	01100110	01111	11111101	01010100	01100110		
₽	00000101	100001	10100010	00101001	00000101		
₽-\$ /M_TopModule/M1/i 0	00110011 000	101001	00011010	00100000	00110011		
₽-\$ /M_TopModule/M1/q 0	00110110)11101	01100111	01001100	00110110		
₽-\$ /M_TopModule/M2/A 0	00110110	011101	01100111	01001100	00110110		
■- /M_TopModule/M2/8 0	00110011	01001	00011010	00100000	00110011		
/M_TapModule/M2/S S	sto						
■- /M_TopModule/M2/C 0	00110110	101001	00011010	01001100	00110110		
🖅 /M_TopModule/M3/līn 🛛	00110110	001001	00011010	01001100	00110110		
	01100110	101111	11111101	01010100	01100110		
M_TopModule/M3/C 1	1101 011	11	0110	0100	1101		
M_TopModule/M3/D 0	0101)1	1101	0011	0101		
M_TopModule/M3/E 1	1010	10 1	0101	0110	1010		
M_TopModule/M3/F 0	0111 011	11	1010	0010	0111		
M_TopModule/M3/G 0	0100)1	1111	1100	0100		
M_TopModule/M3/H 1	1000	10	1011	0111	1000		
	0010 110)1	0001	1001	0010		
	0101 101	10	1011	1011	0101		
	0001 011	1	0100	0111	0001		
E- → /M_TopModule/M3/L 0	0001	1	1111	1011	0001		
E- → /M_TopModule/M3/M 1	1101 000)1	0100	0111	1101		
E- → /M_TopModule/M3/N 1	1000 110)1	1000	0001	1000		
	11010101 011	110101	01101101	01000011	11010101		
E- → /M_TopModule/M3/0 1	11011000	011101	01001000	01110001	11011000		
₽	00110110	01001	00011010	01001100	00110110		
North North	1410 cc				hannahananahanaa		dimmin
Non	2400 115	200 ns	400 ns	600 ns	800 ns 100	Ons 1	00 ns
Cursor 1	0 ns 1 ns	s					

4.4 SIMULATION RESULT

Mode	Input	S-BOX Output
Encrypt	9	00000001
	26	10100010
	106	00000010
Decrypt	32	01010100
	51	01100110
	156	00011100

5.CONCLUSION AND FUTURE ENHANCEMENT

Our future enhancement is to implement the S-box in AES (Advanced Encryption Standard).I will also implement all the blocks in NCL which will make the whole system more secure and power efficient. Here we encrypt the image or data by AES with the help of our S-box. The input of AES is image or data pixels, which consist of 4x4 image or 128 bit applied to the both test and reference circuit. For encryption a specific key is required, in this encrypt key also we use 4x4 key or 128 bit data which makes the better performance of the AES.We will then calculate the relative power analysis of both the existing and then the proposed design using X Power tool in Xilinx 13.1 and then Micro win for more accuracy. The proposed system will have beneficial properties make it difficult for an attacker to decipher secret keys embedded within the cryptographic circuit of the FPGA board. Lower total power consumption during regular operation as well as lesser area is required for the whole implementation.

6. REFERENCES

- NIST,"Advanced Encryption Standard (AES), FIPSPUBS 197, National Institute of Standards and Technology", NIST, Nov 2001
- [2] P. Kocher, J. Jaffe and B. Jun, "Introduction to differential power analysis and related attacks", Technical Report, Cryptography Research Inc., San Francisco, California, 1998.
- [3] S. Moore, R. Anderson, P. Cunningham, R. Mullins and G. Taylor, "Improving smart card security using self-

International Journal of Computer Applications (0975 – 8887) National conference on VSLI and Embedded systems 2013

time circuits", Proceeding of Eighth International Symposium on Asynchronous Circuits and System, pp. 211-218, IEEE Computer Society, 2002.

- [4] S. C. Smith and J. Di, "Designing Asynchronous Circuits using NULL Convention Logic", Synthesis Lectures on Digital Circuits and Systems, Vol. 4/1, July 2009
- [5] K. Tiri, D. Hwang, A. Hodjat, B.-C. Lai, S. Yang, P.Schaumont, and I. Verbauwhede"Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment", Workshop on Cryptographic Hardware and Embedded Systems (CHES 2005), LNCS, vol. 3659, pp. 354-365, Aug 2005
- [6] S. Mangard, N. Pramstaller, and E. Oswald, "Successfully Attacking Masked AES Hardware Implementations", Workshop on Cryptographic Hardware and Embedded Systems (CHES 2005), LNCS, vol. 3659, pp. 157-171, Aug 2005

- [7] W. Johannes, O. Elisabeth and L. Mario, "An ASIC Implementation of the AES SBoxes", Topics in cryptology, CT-RSA 2002, LNCS, Vol. 2271, pp. 29-52, Jan 2002
- [8] K. Fant and S. Brandt, "NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis", International Conference on Application Specific Systems, Architectures, and Processors, pp. 261-273, 1996
- [9] V. Satagopan, B. Bhaskaran, A. Singh, S.C. Smith," Automated energy calculation and estimation for delayinsensitive digital circuits," Elsevier's Microelectronics Journal, Vol 38/10-11, pp. 1095-1107, Oct/Nov 2007