

# Design of High Speed Dual Modulus Prescaler using Carbon Nanotube Field Effect Transistor

V.Saravanan<sup>1</sup>, V.Kannan<sup>2</sup>

<sup>1</sup> Research Scholar, Sathyabama University, Tamilnadu, India

<sup>2</sup> Principal Jeppiaar Institute of Technology, Tamilnadu, India.

## ABSTRACT

Dual modulus prescaler is one of the main building blocks in Frequency synthesizers. Which gives the flexibility to select channels on the basis of the number of times each of the modulus is selected. Modern frequency synthesizer requires high speed, low power prescaler. This paper proposes the design of such a prescaler using the carbon nanotube based transistor. The two most important performance parameters in the proposed design is speed and power. The biggest limiting factor in this optimization is the technology. The prescaler is often implemented with CMOS technologies. In this paper CNTFET is introduced for designing the high speed and low power 2/3 dual modulus prescaler.

**Keywords:** Dual modulus prescaler, frequency synthesizer, CNTFET, CMOS.

## 1. INTRODUCTION

With the development of modern communication technology, PLL based frequency synthesizer is continuously improved to meet the increasing demands of wireless systems. For PLL based synthesizer, the integer-N frequency synthesizer is widely used. The dual-modulus prescaler can be used in the feedback to obtain fractional output frequencies. Such synthesizer architectures, called fractional-N frequency synthesizers, allow the reference frequencies to be higher. A dual modulus prescaler is used in high-frequency synthesizer designs to overcome the problem of generating narrowly-spaced frequencies that are nevertheless too high to be passed directly through the feedback loop of the system. The modulus of a prescaler is its frequency divisor. A dual-modulus prescaler has two separate frequency divisors, usually N and N+1 [1]-[3].

Due the scaling limit of the CMOS technology, designing of Prescaler using CMOS technology for the nano applications has limitations. This paper proposes the new design technique, i.e., carbon nanotube based transistor is introduced to design the high speed dual modulus prescaler[4][5]. The rest of this paper is organized as follows: Section II provides the Introduction to dual modulus prescaler. Section III describes the carbon nanotube field effect transistors. Session IV narrates the design of CNTFET based 2/3 prescaler. Session V provide the results and discussion.

## 2. DUAL MODULUS PRESCALER

Fig (1) shows the block diagram of frequency synthesizer. Frequency synthesizers are crucial components for frequency translation and channel selection in wireless transceivers. Synthesizer design is a challenging task due to the stringent requirements imposed by RF systems. The reference divider can be used to scale highly accurate crystal based input frequencies down to desired levels for the PLL module. The

PLL consists of a phase-frequency detector, loop filter and VCO. The operation of the PLL and the programmable counter in the feedback path allow generation of accurate high frequencies from a pure low frequency signal. The programmable P-counter is usually preceded by a prescaler that scales down the high output frequencies. A dual-modulus prescaler is a counter whose division ratio can be switched from one value to another by an external control signal. By using the dual-modulus prescaler with an 'S' and 'P' counter one can still maintain an output resolution specified by the input to the PLL. As long as the S counter has not timed out, the prescaler divides down by N + 1. So, both the S and P counters will count down by 1 every time the prescaler counts (N + 1) VCO cycles. This means the S counter will time out after ((N + 1) S) VCO cycles. At this point the prescaler is switched to divide-by-N mode. The P counter still has (P - S) cycles to go before it times out. So after ((P - S) N) more cycles, the system is now reset to the initial condition [6]-[10].




Fig. (1) Frequency Synthesizer.

## 3. PROPOSED TECHNOLOGY

In CMOS technology the size of the MOSFET is scale down to reduce the size of the device. When the MOSFET scale down to the nanometer ranges, scaling has resulted in increased short-channel effects, reduced gate control, exponentially rising leakage currents, the scaling of MOSFET has progressed rapidly, it may come to an end soon because of the increased short channel effects and power-dissipation constraints. In order to overcome these problems research groups started to explore new devices to replace the CMOS technology. Many new devices has been reported such as single-electron tunneling (SET), rapid single-flux quantum logic, quantum cellular automata (QCA) and carbon nanotube field effect transistor(CNTFET)[11]-[14].

Carbon nanotube field effect transistor (CNTFET) are currently considered, one of the main building block for the replacement of MOSFET based CMOS technology. The core of a CNTFET is carbon nanotube. CNTs are the hollow cylinders. Fig (2) shows the structure of graphene sheet. Carbon nanotubes are formed, when a graphene sheet of a certain size that is wrapped in a certain direction. Fig (3) shows the single walled carbon nanotube (SWCNT). Two atoms in the graphene sheet are chosen, one of which servers the role as origin. The sheet is

rolled until the two atoms coincide. The vector pointing from the first atom towards the other is called the chiral vector and its length is equal to the circumference of the nanotube. Depending on their chiral vector, carbon nanotubes with a small diameter are either semi-conducting or metallic in nature[15]-[17].

Carbon nanotube field effect transistors (CNTFETs) utilize semi conducting single-wall CNTs to assemble electronic devices. A single-wall carbon nanotube (or SWCNT) consists of one cylinder only, and the simple manufacturing process of this device makes it very promising alternative to today's MOSFET.




Fig (2) structure of graphene




Fig (3) single-walled carbon nanotube

An SWCNT can act as either a conductor or a semiconductor, depending on the angle of the atom arrangement along the tube. This is referred to as the chirality vector and is represented by the integer pair  $(n, m)$ . The diameter of the CNT can be calculated based on the following equation (1),

$$D_{CNT} = \frac{\sqrt{3}}{\pi} a_0 \sqrt{n^2 + m^2 + nm} \quad (1)$$

Where  $a_0 = 0.142$  is the inter-atomic distance between each carbon atom and its neighbor. Similar to the MOSFET device, the CNTFET has also four terminals. The current-voltage (I-V) characteristics of the CNTFET are similar to MOSFET's. The threshold voltage is defined as the voltage required to turn on transistor. The threshold voltage of the intrinsic CNT channel can be approximated to the first order, as the half band gap is an inverse function of the diameter and the equation for threshold voltage is given by equation (2).

$$V_{th} \approx \frac{E_g}{2e} = \frac{\sqrt{3}}{3} \frac{aV_{\pi(2)}}{eD_{CNT}} \quad (2)$$

Where  $a = 2.49 \text{ \AA}$  is the carbon to carbon atom distance,  $V_{\pi} = 3.033\text{eV}$  is the carbon  $\pi$ - $\pi$  bond energy in the tight bonding model,  $e$  is the unit electron charge, and  $D_{CNT}$  is the CNT diameter. As  $D_{CNT}$  of a (19, 0) CNT is 1.487 nm, the threshold voltage of a CNTFET using (19, 0) CNTs as channels is 0.293V, the device channel consists of a (19, 0), zigzag CNT with a band gap of 0.53 eV and a diameter of 1.5 nm. Fig (4) shows the cross section of a conventional Carbon nanotube

field effect transistor (C-CNTFET). The gate dielectric is a 4 nm thick  $\text{HfO}_2$  ( $k = 16$ ) and the device has channel length of 18nm[18]-[25].




Fig (4) Schematic diagram of a carbon nanotube transistor

The drain to source current of the carbon nanotube field effect transistor is given by equation (3) [26]-[28].

$$I_{DS} = 2 \sum_{k_m}^M \sum_{k_l}^L \left[ J_{m,l}^{(3)}(0, \Delta\Phi_B) - J_{m,l}(V_{ch,DS}, \Delta\Phi_B) \right]$$

Where  $M$  and  $L$  are the sub-bands and sub-states respectively.  $V_{ch,DS}$  is the Fermi level difference with in the channel.  $J_{m,l}$  is the sub-states current. Fig (5) shows the device current characteristics for both CNTFET and MOSFET. For this simulation carbon nanotube FET gate length is 18nm and MOSFET it is 180nm. CNTFET shows the better performance in terms of high on-state current, high speed and high linearity. Fig (6) shows the NAND gate design using carbon nanotube field effect transistor (CNTFET) and Fig (7) shows the D flip flop design using NAND gates

#### 4. 2/3 DUAL MODULUS PRESCALER

The conventional implementation of any divider/prescaler is using digital counters as shown in fig (8). The division factor that can be easily realized using such logic is of the form  $2^N$  i.e. the




Fig (5) Characteristics of CNTFET and MOSFET




Fig. (6) CNTFET based NAND gate Circuit




Fig. (7) CNTFET based D Flip Flop circuit

pattern in which the counter counts repeats every  $2N$  cycles. To implement  $2^N + 1$ , therefore, one extra state of the system needs to be inserted over single pulse duration in the repetitive pattern. Fig shows the simplest 2/3 divider implemented with D Flip Flops and the combinational gate G are inserted in the feedback path of the divider, then the system can be in three states :  $Q1 Q2 = 01, 10, 11$ . The  $Q1 Q2 = 00$  is obviously illegal as that implies the previous values of  $Q2$  and  $G$  would have had to be in the impossible states of '0' and '1', respectively. In order to control the mod-select an extra gate is required, such as the OR gate in F. This simple 2/3 divider works in divide-by-2 mode when Mod Select is 1 and in divide-by-3 mode for Mod Select 0.




Fig (8) 2/3 Dual-modulus Prescaler

## 5. SIMULATION RESULTS AND DISCUSSION

A high speed dual modulus prescaler is designed using carbon nano tube field effect transistor in 18 nm technology. The design has been simulated in HSPICE environment. From the simulated results the delay of the proposed design is 25.4p and for CMOS based design 2.56n. For the CMOS based device 0.18 $\mu$ m technology is used with the operating voltage of 1V. Average power consumption of the proposed design is 2.4  $\mu$ W and CMOS based design is 9.9 $\mu$ W. Power delay product is 60.9aJ for the proposed design. Table 1 shows the parameters of CNTFET and CMOS based technology.




Fig (9) simulation output of 2/3 dual-modulus prescaler

Table. 1 Parameters results of proposed design

PARAMETERS	CMOS	CNFET
Delay(sec)	2.56n	25.4p
Power(watts)	9.9 $\mu$	2.4 $\mu$
Power Delay Product ( joules)	25.3f	60.9a

## 6. CONCLUSION

In this paper carbon nano tube field effect transistor is introduced for designing the high speed dual modulus prescaler. In this design carbon nanotube used as channel between source and drain, size of the channel has been made in nano metre range. The proposed design gives better performance interms of high speed, low power and low operating voltage. Performance of CNTFET in current conduction is high due their high gate capacitance; this high capacitance value increase ON state current of the device, Gate capacitance value is increased by using high-k dielectric material as gate dielectric. Since the CNTFET requires the less chip area for it's fabrication, the proposed dual modulus prescaler designing technique will be very useful in designing of modern wireless transceivers.

## 7. REFERENCES

- [1]. H. Knapp, J. Bock, M. Wurzer, G. Ritzberger, K. Au\_nger, and L. Treitinger, "2GHz/2 mW and 12 GHz/ 30 mW dual-modulus prescalers in silicon bipolar technology," in Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, September 2000, pp. 164-167.
- [2]. L. Tournier, M. Sie, and J. Gra\_euil, "A 14.5 GHz, 0.35-micron frequency divider for dual-modulus prescaler," IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, June 2002, pp. 227-230.
- [3]. B.-U Klepser, "SiGe Bipolar 5.5 GHz dual-modulus prescaler," IEE Electronics Letters, vol. 35, no. 20, pp. 1728-1730, September 1999.
- [4]. T.S. Aytur and B. Razavi, "A 2-GHz, 6-mW BiCMOS frequency synthesizer," IEEE Journal of Solid-State Circuits, vol. 30, no. 12, pp. 1457-1462, December1995.
- [5]. J. Craninckx and M. Steyaert, "A 1.75-GHz, 3-V dual-modulus divide-by-128/129 prescaler in 0.7-micron CMOS," IEEE Journal of Solid-State Circuits, vol. 31, no.7, pp. 890-897, July 1996.
- [6]. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S.H.K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier," IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 866{874, June 2003.
- [7]. Herzel, F., G. Fischer, and H. Gustat, "An integrated CMOS RF synthesizer for 802.11a wireless LAN," IEEE Journal of Solid-state Circuits, Vol. 38, No. 10, 1767-1770, Oct. 2003,
- [8]. Theill, D., C. Durdodt, A. Hanke, S. Heinen, S. van Waasen, D. Seippel, D. Pham-Stabner, and K. Schumacher, "A fully integrated CMOS frequency

- synthesizer for bluetooth,” *IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, 103–106, Phoenix, Arizona, USA, May 20–22, 2001.
- [9]. Foroudi, N. and T. A. Kwasniewski, “CMOS high-speed dualmodulus frequency divider for RF frequency synthesis,” *IEEE Journal of Solid-state Circuits*, Vol. 30, No. 2, 93–100, Feb. 1995,
- [10]. Sulaiman, M. S. and N. Khan, “A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer,” *Proceedings of IEEE International Conference on Semiconductor Electronics, 2002, ICSE 2002*, 77–81, Dec. 19–21, 2002, .Assembled on a Single Carbon Nanotube,” *Science*, vol. 311, no.5768, p. 1735, March 2006
- [11]. Appenzeller J et al (2008), “Carbon Nanotubes for High-Performance Electronics Progress and Prospect”, *Proceedings of the IEEE*, Vol. 96, No. 2, pp. 201-211.
- [12]. Kurt A. Moen et al (2010), “Evaluating the Influence of Various Body-Contacting Schemes on Single Event Transients in 45-nm SOI CMOS” *IEEE Transactions on Nuclear Science*, Vol. 57, No. 6, pp 3366 – 3372
- [13]. Davide Ponton (2009) “Design of Ultra-Wideband Low-Noise Amplifiers in 45-nm MOS Technology: Comparison Between Planar Bulk and SOI FinFET Devices”, *IEEE Transactions on Circuits and Systems*, Vol. 56, No. 5, pp 920 – 932.
- [14]. Pecchia A et al. (2003), “Electronic Transport Properties of Molecular Devices”, *Physical Review Letters*, Vol. 19, pp. 139-144.
- [15]. Kyung Ki Kim, Yong-Bin Kim, Ken Choi (2011), “Hybrid CMOS and CNFET Power Gating in Ultralow Voltage Design” *IEEE Transactions on Nanotechnology*, Vol. 10, No. 6, Pp 1439-1448
- [16]. Li J, Zhang Q, Yan Y et al. (2007), “Fabrication of Carbon Nanotube Field-Effect Transistors by Fluidic Alignment Technique”, *IEEE Transactions on Nanotechnology*, Vol. 6, No. 4, pp. 481-484.
- [17]. Bachtold A, Hadley P, Nakanishi T and Dekker (2001), “Logic Circuits with Carbon Nanotube Transistors”, *Science*, Vol. 294, No. 9, pp. 1317-1320
- [18]. Rahman A, Jing Guo, Datta S and Lundstrom M S (2003), “Theory of Ballistic Nanotransistors”, *IEEE Transactions on Electron Devices*, Vol. 50, No. 10, pp. 1853-1864
- [19]. Raychowdhury A and Roy K (2005), “Carbon Nanotube-Based Voltage-Mode Multiple-Valued Logic Design”, *IEEE Trans. Nanotechnology*, Vol. 4, No. 2, pp. 168-179.
- [20]. Han J and Jonker P (2002), “A System Architecture Solution for Unreliable Nanoelectronic Devices”, *IEEE Trans. Nanotechnology*, Vol.1, pp. 201-208.
- [21]. Ian O’Connor, Junchen Liu, et al (2007) “CNTFET Modeling and Reconfigurable Logic-Circuit Design” *IEEE Transactions on Circuits and Systems*, Vol. 54, No. 11, pp 2365-2379
- [22]. Khairul Alam, Roger Lake, l (2007) “Role of Doping in Carbon Nanotube Transistors With Source/Drain Underlaps” *IEEE Transactions on Nanotechnology*, Vol. 6,
- [23]. Youngki Yoon, James Fodor, and Jing Guo, (2008) “A Computational Study of Vertical Partial-Gate Carbon-Nanotube FETs ” *IEEE Transactions on Electron Devices*, Vol.55, No. 1.
- [24]. J. Liu, I. O’Connor, D. Navarro, F. Gaffiot (2007) “Design of a Novel CNTFET-based Reconfigurable Logic Gate” *IEEE Computer Society Annual Symposium on VLSI (ISVLSI’07)*
- [25]. Jie Deng, H.-S. Philip Wong (2007) “A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application Model of the Intrinsic Channel Region” *IEEE Transactions on Electron Devices*, Vol. 54, No. 12, Pp 3186-3194
- [26]. Deji Akinwande, Yoshio Nishi, and H.-S. Philip Wong, (2008) “ An Analytical Derivation of the Density of States, Effective Mass, and Carrier Density for Achiral Carbon Nanotubes” *IEEE Transactions On Electron Devices*, Vol. 55, No. 1, Pp 289 – 297
- [27]. Jie Deng, H.-S. Philip Wong, (2007) “A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application ” *IEEE Transactions On Electron Devices*, Vol. 54, No. 12, Pp 3195 – 3205
- [28]. Arijit Raychowdhury, Saibal Mukhopadhyay, and Kaushik Roy (2004) “Circuit- Compatible Model of Ballistic Carbon Nanotube Field-Effect Transistors” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 23, No. 10, pp 1411 – 1420.

## AUTHOR’S PROFILE

**V. Saravanan** was born in vellore, Tamil nadu, India in 1981. He received his bachelor degree in Electronics and communication Engineering from Ganadhipathy Tulsi’s Engineering college, vellore, TamilNadu in the year 2004 ,ME in Applied Electronics from Sathyabama University, Chennai in the year 2007. He is presently a research scholar in the Department of Electronics and communication Engineering, Sathyabama University. He has 8 years of teaching experience. He is a life member of ISTE

**Dr.V.Kannan** was born in Ariyalore, Tamil nadu, India in 1970. He received his Bachelor Degree in Electronics and Communication Engineering from Madurai Kamarajar University in the year 1991, Masters Degree in Electronics and control from BITS, Pilani in the year 1996 and Ph.D., from Sathyabama University, Chennai, in the year 2006. His interested areas of research are Optoelectronic Devices, VLSI Design, Nano Electronics, Digital Signal Processing and Image Processing. He has 130 Research publications in National International Journals / Conferences to his credit. He has 20 years of experience in teaching and presently working as Principal of Jeppiaar Institute of Technology, Chennai, India, He is a life member of ISTE.