

Comparative Analysis of Adiabatic Logic Techniques

Bhakti Patel
Student, Department of
Electronics and
Telecommunication, Mumbai
University
Vile Parle (west), Mumbai, India

Poonam Kadam
Assistant Professor, Department of
Electronics and
Telecommunication, Mumbai
University
Vile Parle (west), Mumbai, India

ABSTRACT

Power Consumption being the prime concern of VLSI designers has always been the source of motivation behind today's VLSI state of the art. Adiabatic technique is an emerging field promising significant reduction in the power consumption of the chip. Among several existing techniques, exhaustive comparison is made between SCRL, ECRL and PFAL techniques. The performance of each circuit is studied in terms of the maximum frequency of operation, area overhead over its conventional counterpart and the circuit energy consumption with different load capacitance. Power measured for adiabatic logic techniques and conventional CMOS circuit shows substantial difference in values. Circuit simulation is carried out in LTSPICE.

Keywords

Adiabatic technique, Power, Conventional CMOS circuit

1. INTRODUCTION

Adiabatic technique plays a vital role in portable devices that are inherently available with constraint in battery life. Long battery operating life requirement of portable devices can be addressed by investigating adiabatic logic [1]. To enhance the battery life of integrated circuit devices several design styles are devised among which the most promising technique is adiabatic logic. Due to increase in demand of hand held devices, we require enduring power battery life. Moreover today's IC's work at very high speed implying more switching activity. Consequently they tend to dissipate large power which necessitate use of bulky heat sinks. This imposes increase in device area. So we need to develop power efficient techniques to overcome the area overhead. Power dissipation is main constrain when it comes to portability. Power dissipation in a conventional CMOS circuit can be: (1) Dynamic Power Dissipation, the power which is consumed by device when it is in switching operation. Dynamic power also consist of short-circuit power and (2) Static Power Dissipation, the power which arises when system is in standby mode or not powered [2]. There are different strategies available at different level in VLSI design process for optimizing the power consumption level. Supply voltage scaling has been also adapted for power minimization. However reducing the supply voltage affects the circuit speed also. So, the adiabatic logic techniques are explored here in this paper to reduce the dynamic power. In this paper, several adiabatic techniques like ECRL, PFAL and SCRL are analyzed using inverter circuit for power dissipation. LTSPICE [3] is used for circuit implementation and simulation. Transistor count for implementation of SCRL, ECRL and PFAL are 2, 4 and 6 respectively. Power consumed in microwatt for inverter using SCRL, ECRL and PFAL are observed to be 279.16 μ W, 353.55 μ W and 334.84 μ W respectively. From the result it is found that fully adiabatic technique SCRL has less power and less transistor count. But it is slow. While the output levels for quasi adiabatic

technique PFAL is better than ECRL based circuit. But in PFAL, transistor count increases.

2. ADIABATIC LOGIC

This term comes from thermodynamic system which means no heat transfer from system to environment and vice versa. Adiabatic logic is also known as "energy recovery logic" as it reuses the energy. It indicates that instead of dissipating the stored energy during the charging process, it recycles the energy back to the power supply thus reducing the power dissipation. Adiabatic techniques are based on adiabatic logic principle. Following section describe how the adiabatic logic differs from conventional switching.

2.1 Conventional Switching

As seen above, the power dissipation have mainly 3 sources: dynamic, short circuit and leakage power dissipation. Among all, dynamic power dissipation is main component [4]. The equivalent CMOS logic for charging and discharging circuit is shown in figure (1), where the equation of the power dissipation is given by,

$$\text{Power} = \alpha \cdot CL \cdot V_{dd}^2 \cdot f_{clk} + I_{sc} \cdot V_{dd} + I_{leakage} \cdot V_{dd} \quad (1)$$




Fig. 1 Conventional Charging and Discharging Equivalent Circuit

First term represents the dynamic power, where α is the switching activity, CL is the loading capacitance, fclk is the clock frequency and Vdd supply voltage. The second term represents short circuit current I_{sc} which arises when both the NMOS and PMOS transistors are simultaneously active, resulting into conducting current directly from supply to ground. Last is leakage current I_{leakage} which can arise from substrate injection and sub threshold effects is primarily determined by fabrication technology considerations.

2.2 Adiabatic Switching

Adiabatic switching can be achieved by charging the capacitor from a time-varying voltage source. Here, R is the 'on' resistance of the PMOS network. Initially, the capacitance voltage VC is zero, the variation of the voltage as a function of time can be,

$$V_c(t) = \frac{I_s \times T}{C} \quad (2)$$

So the charging current can be expressed as,

$$I_s = \frac{C \times V_c(t)}{T} \quad (3)$$




Fig. 2 Schematic for Adiabatic Charging Process

The amount of energy dissipated in the resistor R from $t = 0$ to $t = T$,

$$E_{diss} = R \cdot \int_0^T I_s^2 \cdot dt = R \cdot I_s^2 \cdot T \quad (4)$$

$$E_{diss} = \frac{R \times C}{T} \times C \times V_{cc}^2 \quad (5)$$

From (5) we can say that the dissipated energy is small if the charging time $T \gg 2RC$ so it can be made small by increasing the charging time.

3. ADIABATIC LOGIC FAMILIES

Adiabatic logic circuits are one that are based on adiabatic switching principal. Adiabatic logic circuits are classified into 2 types:

3.1 Partially/Quasi Adiabatic Circuits

Quasi adiabatic circuits have simple architecture and power clock system. The adiabatic loss occurs when current flows through non-ideal switch, which is proportional to the frequency of the power-clock [5].

Popular Partially Adiabatic families include the following:

- (i) Efficient Charge Recovery Logic (ECRL).
- (ii) 2N-2N2P Adiabatic Logic.
- (iii) Positive Feedback Adiabatic Logic (PFAL).
- (iv) NMOS Energy Recovery Logic (NERL).
- (v) Clocked Adiabatic Logic (CAL).
- (vi) True Single-Phase Adiabatic Logic (TSEL).
- (vii) Source-coupled Adiabatic Logic (SCAL).

Among these logic families two of them are chosen ECRL and PFAL, which shows the good improvement in power dissipation and mostly used as reference in new logic families for less power dissipation.

3.1.1 Efficient Charge Recovery Logic (ECRL):

Efficient Charge – Recovery Logic (ECRL) uses cross-coupled PMOS transistors. It consists of two cross-coupled transistors M1 and M2 and two N-functional blocks for the ECRL adiabatic logic block. Power clock is used for ECRL gates, so as to recover and reuse the supplied energy. Both out and out bar are generated [6].

Full output swings obtained because of the cross-coupled PMOS transistors in both pre charge and recover phases. However, as the voltage on the supply clock reaches to threshold voltage of PMOS, it gets turned off.




Fig. 3 Schematic for ECRL Logic Block [5]

So the recovery path to the power clock is disconnected. Thus, it is incomplete recovery. V_{tp} is the threshold voltage of PMOS transistor. The amount of loss is given as

$$E = \frac{C \times |V_{tp}|^2}{2} \quad (6)$$

From the above equation, non-adiabatic energy loss is dependent on the load capacitance and independent of the frequency of operation. The ECRL circuits are operated with the four-phase supply clocks. When the output is directly connected to the input of the next stage, only one phase is enough for a logic value to propagate. ECRL consume unnecessary power with two-phase clocking, because transition of logic value in the previous stage can affect the next stage. So four-phase clocking is recommended for effective energy saving [1]. Initially, in signal is at high and in bar signal is at low. At the beginning of a cycle, supply clock rises from zero to VDD, out remains at a ground. This turns on N2 and out bar follows supply clock through M1. When supply clock reaches VDD, the out and out bar holds valid logic levels. These values are maintained during the hold phase and also used as inputs for the evaluation of the next stage. After the hold phase, supply clock falls down to a ground, out returns its energy to clock so that the charge is recovered. A major disadvantage of this circuit is the coupling effects, because the two outputs are connected by the PMOS latch also two complementary outputs can interfere each other.

3.1.2 Positive Feedback Adiabatic Logic (PFAL):

Positive Feedback Adiabatic Logic (PFAL) shows the lowest energy consumption compared to other partial logic technique and a good robustness against technological parameter variations. The general schematic of the PFAL gate is shown in Figure. Here the latch made by the two PMOS M1-M2 and two NMOS M3-M4, that avoids a logic level degradation on the output nodes. The two N-functional blocks are placed parallel to PMOS transistor and it forms a transmission gate [7].




Fig. 4 Schematic for PFAL Logic Block [5]

The two major differences with respect to ECRL are that the latch is made by two PMOS transistors and two NMOS transistors, instead of only two PMOS transistors as in ECRL logic, and that the functional blocks are in parallel with the transmission PMOS transistors [8]. Thus the equivalent resistance is smaller when the capacitance needs to be charged [9]. During evaluate phase of clock, in is high and in bar is low. Also one of the two NMOS (N1 at in side, N2 at in bar side) from N-functional block, N1 is on. Out follows raising edge of power clock by charging nodal capacitance Cout. At this time, N1 remains off because in bar signal is low. Now because of high out at its gate, M3 conducts to pull low out bar. This results in Charging of out node as M2 was pushed ON. Now M1 is off and M3 is on due to high out at their gate terminal. Also M4 is off due to low out bar at its gate terminal. During hold phase, in starts falling and N2 continues its conduction until clock is more than threshold voltage of PMOS, beyond its stops conduction. During recovery phase, recovery occurs through M2 PMOS transistor. Then, conduction happens through M2 and N2. Now, when in bar is high, N2 conducts providing ground to out. This avoids floating output problem [10-11].

3.2 Fully Adiabatic Circuits

Some Fully adiabatic logic families include: Pass Transistor Adiabatic Logic (PAL) and Split- Rail Charge Recovery Logic (SCRL).

Full-adiabatic circuits do not have non-adiabatic loss, but they are much more complex than quasi-adiabatic circuits. Here all the charge on the load capacitance is recovered by the power supply. Fully adiabatic circuits have problems with respect to the operating speed and the power clock synchronization [12]. One of them is SCRL which is described below:

3.2.1 Split- Rail Charge Recovery Logic (SCRL):

The schematic of the SCRL inverter is shown in Fig. The SCRL inverter consists of one PMOS and one NMOS with time varying supply and also an additional transmission gate at the output [12].




Fig. 5 Schematic for SCRL Inverter

The basic CMOS inverter have two complementary power clocks 'clock' and '/clock' rather than Vdd and ground terminals. The power clock varies between Vdd and Vdd/2 whereas /clock varies between Vdd/2 and 0. Initially all the nodes (clock and /clock) are at Vdd/2, at this time the transmission gate is turned OFF by the control signals C and /C. The output is also at Vdd/2. After applying valid input the transmission gate at the output is gradually turned ON by swinging C and /C to Vdd and ground respectively. clock and /clock also swing to Vdd and ground respectively. If the input to the gate is Vdd then the node x and the output will follow /clock and ground but if the input was at ground the node x and output follow /clock and Vdd.

4. CIRCUIT SIMULATION AND IMPLEMENTATION

The CMOS inverter is tested by LTSPICE [3] simulation using a standard CMOS technology for different set of load capacitances.. In the following subsections, inverter circuits have been implemented based on mentioned SCRL, ECRL, PFAL designs and measured the power. The results pertaining to maximum frequency, minimum voltage, maximum load and area are tabulated in Tables. The results are graphically analyzed and shown in figure.




Fig.6 ECRL inverter simulation in LTSPICE




Fig.7 ECRL inverter simulation power, input, output in LTSPICE




Fig.9 PFAL inverter simulation power, input, output in LTSPICE




Fig.8 PFAL inverter simulation in LTSPICE




Fig.10 SCRL Inverter Simulation in LTSPICE




Fig.11 SCRL inverter simulation power, input, output in LTSPICE

Table 1. Comparison of power dissipation in SCRL, ECRL and PFAL inverters with conventional CMOS inverter

| Technology | Power Dissipation |
|----------------------------|-------------------|
| Conventional CMOS inverter | 1.13mW |
| SCRL inverter | 279.16uW |
| ECRL inverter | 353.55uW |
| PFAL inverter | 334.84uW |




Fig.12 Graph for Transistor count, maximum frequency and power consumption by inverters

Table 2. Power estimation with different load capacitances

| | 0.1fF | 0.01fF | 0.001fF |
|------|----------|----------|----------|
| ECRL | 119.03uW | 236.13uW | 233.71uW |
| PFAL | 273.47uW | 289.06uW | 294.68uW |
| SCRL | 243.39uW | 275.68uW | 280.63uW |




Fig.13 Graph for energy for different load capacitances

5. CONCLUSION

From the above results, it can be concluded that circuits based on adiabatic techniques consumes very less power as compared to its conventional counterparts. The fully adiabatic

technique recovers more charge and it has less power than partial adiabatic techniques. So SCRL has less power than ECRL and PFAL techniques, but this technique uses split level supply clocks. Thus, clock synchronization is more complex here. Partial adiabatic techniques ECRL and PFAL are power effective techniques but ECRL has less power than PFAL when connected with different load capacitances as depicted in Table 2. PFAL has more transistor counts and so it consumes more area.

6. REFERENCES

- [1] Yong Moon, Deog-Kyoon, An Efficient Charge Recovery Logic Circuit, IEEE journal of Solid-state Circuits, Vol.31, No.4, April 1996.
- [2] A.Rajesh, Dr.B.L.Raju, Dr.K.Chenna Kesava Reddy, Reduction Of Power Dissipation & Parameter Variation In VISI Circuits For SOC, International Journal of Review in Electronics & Communication Engineering (IJRECE), Volume 2 - Issue 3 June 2014
- [3] LTspice/SwitcherCAD III, Version 2.24i, US Pacific
- [4] Anu Priya, Amrita Rai, "Adiabatic Technique for Power Efficient Logic Circuit Design", IJECT Vol. 5, Issue 1, Jan - March 2014
- [5] Ashmeet Kaur Bakshi, Manoj Sharma, Design of Basic Gates using ECRL and PFAL, IEEE, 2013.
- [6] Arun Kumar, Manoj Sharma, Design and analysis of MUX using adiabatic techniques ECRL and PFAL, IEEE, 2013.
- [7] A. Vetuli, S. Di Pascoli, and L.M. Reyneri, "Positive feedback in adiabatic logic, Electron.Lett", Vol.32, Sept. 1996.
- [8] V.S. Kanchana Bhaaskaran, Asymmetrical Positive Feedback Adiabatic Logic for Low Power and Higher Frequency, International Conference on Advances in Recent Technologies in Communication and Computing, 2010.
- [9] A. Blotti, S. Di Pascoli and R. Saletti, Simple model for positive-feedback Estimation adiabatic logic, Electronics letters, 20th January 2000 Vol. 36 No. 2
- [10] Arjun Mishra, Neha Singh, "Low Power Circuit Design Using Positive Feedback Adiabatic Logic (PFAL)", International Journal of Science and Research, 2012
- [11] R.Swapna, Mr.Shoban Mude, "Expertise the Energy for VLSI Circuit Design using Adiabatic Process", International Journal of Reviews On Recent Electronics and Computer Science, Issue-6, Volume-1, October 2013.
- [12] Aruna Rani, Poonam Kadam, "Adiabatic Split Level Charge Recovery Logic Circuit", International Journal of Computer Applications, Vol. 65- No.25, March 2013.