# Performance Analysis of High Speed Domino CMOS Logic Circuits

Vijay Singh Rathor Research Scholar ITM Universe Gwalior, India Saurabh Khandelwal Dept. of ECED ITM University Gwalior, India Shyam Akashe Dept. of ECED ITM University Gwalior, India

#### **ABSTRACT**

As the demand of low power high performance arithmetic circuits multiplies, during this paper, we aim to introduce a style of latest MT-CMOS domino logic and FTL dynamic logic technique to style adder circuit. The MT-MOS transistors cut back the facility dissipation by minimizing sub threshold run current in the introduced domino logic circuits. The MT-NMOS semiconductor connected in discharging path of output electrical converter may be applied for pipeline structure to scale back the facility consumptions and increase fan-out. Dynamic logic vogue CMOS circuit is employed to enhance the speed and cut back the world of style by decreasing the device count. The introduced FTL dynamic logic circuit improves the performance by evaluating the computational blocks partially before its input signals are formalized and then rapidly perform a final evaluation as soon as the inputs arrive. This dynamic logic formation is like minded for an arithmetic circuit wherever the important path s created of an outsized cascade of inverting gates is created.

The mixture of MT-CMOS and dynamic logic circuit provides high fan-out, high change frequencies with each lower delay and dynamic power consumption. The simulation results of those projected low power high performance circuits provide 75% power reduction, three times redoubled high speed operation and active space reduction, whereas revealing lower sensitivity to power provide, temperature, electrical phenomenon load and method variations than the dynamic domino CMOS technologies.

# **Keywords**

CMOS, Domino Logic, FTL (Feed through Logic), MTCMOS, RCA

# 1. INTRODUCTION

In IC's, Dynamic logic (Clocked logic) was a style methodology digital logic in logic family that was standard in 1970s.




Fig.1: Dynamic CMOS Logic

It may be distinguished from static logic as it uses a clock signal in its implementation of combinative logic circuits. The utilization of clock signal in Dynamic logic is to gauge the combinative logic. The clock signal is additionally employed in consecutive circuits wherever it is used to synchronize the transitions in consecutive logic circuits [1].

Power utilization is a standout amongst the most significant imperatives in the planning of any dynamic logic circuit. Domino CMOS logic circuit family discovers a wide assortment of provisions in microchips, advanced indicator processors, and element memory because of their rapid and low gadget check. As it may be, there are unavoidable issues

that corrupt the clamor invulnerability of this family; the certain spillage current and the charge offering.

Added to the impediments, is the generally extensive force utilization, particularly if contrasted with the static corresponding CMOS logic crew [3]. To intensify the matter, these impairments are more material with the scaling of CMOS innovation starting with one era onto the next. In this section, the effect of CMOS innovation scaling on the execution of domino CMOS logic has been analyses. It is a CMOS-based development of element logic methods which were focused either around PMOS or NMOS transistors. To accelerate the circuits, this logic was produced.




Fig.2: Block Diagram of Domino Logic




Fig.3: Basic Structure of Domino Logic Circuit

The demand of high performance CMOS VLSI processors with higher complication forces us to enhance the performance, area, efficiency and practicality of arithmetic logic circuits. Several efforts are targeted on the development of adder styles [4]. Since the utilization of carry look-ahead principle for high-speed arithmetic units, one in all, the challenges in VLSI processor style these days is structured for constructing CLA circuits, exactly for the 8-bit circuits while not limiting the purposeful flexibility. A coffee power high performance FTL circuit technique is projected in [5] for reducing power dissipation and decreasing propagation delay in domino logic. The low power FTL dynamic logic is achieved with the help of feed through dynamic CMOS logic structure [6]. Wang, Tsai [7] used the 8-bit CLA victimization- the dual-Vt domino logic blocks that are organized in a very PLA- like manner and synchronously triggered. It is enforced on chemical element to verify the facility reduction also because of the preservation of high speeds [8]. Proposed an 8-bit pipelined CLA victimizationthe dual- Green Mountain State domino logic blocks to scale back the facility dissipation. Dual-Vt Domino Logic Circuits foreseen for reducing sub-threshold discharge current in domino logic circuits is projected in [9]. Sleep switch twin threshold voltage domino logic with reduced sub-threshold logic gate compound discharge current is projected and tried in [10]. The high speed arithmetic circuit obtained victimization FTL logic in [11]. Normally, domino CMOS logic is widely employed in high performance integrated circuits. It reduces the device count and chemical element space, and improves performance in comparison to the quality totally complementary static CMOS logic [12].

However, the chief disadvantage with the domino dynamic logic circuit is its excessive power dissipation owing to the change activity and the clock load. To upset the excessive power dissipation of the dynamic logic, the present style methodologies trade power for performance within the delay in the important sections of the circuit [13]. This can be achieved through a combination of dynamic and static circuit designs, use of twin provide voltages and dual-Vt transistors. Domino and dynamic logics are chiefly tormented by charge sharing and race issues [14]. To resolve these demerits, we tend to propose the new MT-CMOS dynamic logic circuit victimization multi-threshold MOS semiconductor device for reducing the facility dissipation and FTL logic for increasing the operative speed of arithmetic circuits [15]. The projected circuit is giving response to these issues and minimizing power wastages. During this paper, we tend to propose a coffee power high performance Ripple Carry Adder (RCA) logic structure employing a new MT-CMOS domino logic blocks [16].

#### 2. PRINCIPLES OF OPERATION

The planned MT-CMOS Domino Logic Circuit as demonstrated fig.4 is employed for reducing sub-threshold outpouring current and power in domino logic circuits [17]. In MT-CMOS logic circuit, PMOS and NMOS transistors should be larger than the logic cells. This condition greatly depends on the parasitic capacitors gift within the semiconductor. Once the PMOS and NMOS semiconductor dimension is reduced, the parasitic capacitances become larger which tends to suppress the change of logic low and high to enhance the speed.




Fig.4: Proposed MT-CMOS Domino Logic

Within the standby (Sleep mode), i.e., at the high clock signal applied to the circuit, the MT-transistors are OFF, that lead the circuit for reduction of static power dissipation and elimination of sub-threshold current [18]. Within the analysis mode, the dynamic logic circuit improves the speed and reduces the overall space of MT-CMOS circuit.

When the CLK is high, the transistors P1, N1 are OFF, As a result of the multi threshold voltage of the transistors, the sub threshold leakages are restricted which supports to extend the speed In the same time, low state electronic transistor N2 is ON to ground the outflow and junction currents gift in node A at sleep mode which cause to keep the output in logic high in node B. The output electrical converter is employed to revive the polarity and holding the output of logic circuit in sleep mode [19]. The clock controlled MT-NMOS electronic transistor N3 is utilized to keep the output as high throughout this sleep mode for the analysis method of second stage within the pipelined structure. This method is termed as pre-charging part. When the CLK is low, the transistors P1 and N1 are ON. This can be referred to as analysis part. Throughout this analysis part, the low state NMOS logic block is evaluated with efficiency to modify the node voltage VA, nearly adequate to Vdd or ground. The low VT logic circuit has reduced logic delay by 70% compared to high-VT logic circuit. Hence it is quickly evaluated to provide the output. The projected logic circuit provides the pliability to style the logic circuit; therefore it will be used to style period domino logic with unvaried circuits [20].

The two stage MT-CMOS dynamic logic circuit as presented in fig.5 has the cascaded association of projected technique to construct pipeline structure. Here, each stage's are operates as an alternative in pre-charging part and analysis part, variedly. If the applied CLK is high, initial stage operates in precharging part and second stage operates in analysis part. The CLK signal applied MT-NMOS N3 is employed to hold the output of first stage in logic high during the pre-charging phase to judge the second stage. The second stage evaluates the low state NMOS logic block by the activation of the MT-Transistors P3 and N5. If the applied CLK is low, initial stage operates in analysis part and second stage operates in precharging part. The initial stage evaluates the low state NMOS logic block by the activation of the MT-Transistors P1 and N1. At an identical time, the second stage operates in precharging phase. The CLK signal applied to MT-NMOS N7 is used to hold the output of second stage in logic high during the pre-charging phase to evaluate the next stage. This alternate change of pre-charging and analysis of adjacent stages additionally aids to cut back the ability consumption of the circuit. Additionally, this dynamic domino logic operates swiftly to develop the output as compared to typical CMOS dynamic logic circuit.




Fig.5: Cascaded Two stage MT-CMOS Dynamic Logic

# 3. RIPPLE CARRY ADDER

Here we present the design of RCAs based on the planned MT-CMOS dynamic logic as depicted in Fig.5. The structure of basic sum and carry cells used in the design of long word-length adder circuits are similar to the CMOS adder cell in [6]. Within the combined ripple carry adder conferred in Fig.6, the total ripple carry delay is reduced by optimizing the

Low VT NMOS ripple carry logic block. At the time of t, the sum is calculated using the previous carry output and present input values. Within the pipelined structure the carry output is propagated through the node to gauge the sum logic block.

The mathematical formation of sum and carry output is expressed as follows; at the time t+1 the sum uses carry to calculate

$$CARRY = AB + Ci(A + B)$$
 (1)

$$SUM = \overline{carry} (A + B + Ci) + ABCi$$
 (2)




Fig.6: MT-CMOS Dynamic Logic for Ripple Carry Adder (A) Carry Block (B) Sum Block

# 4. SIMULATION AND RESULTS

**4.1 Transition Response:** Domino logic circuit is simulated at operating voltage 0.7 volts (45nm technology). Display in below fig. 7.

**4.2 Power and Delay:** The projected high performance and low power MT-CMOS, primarily, based on ripple carry adder technique increase the speed and reduce the common power consumption of the circuit. To verify this assertion, the simulations were conducted for the projected MT-CMOS dynamic logic and typical CMOS dynamic logic circuits [21-22]. A 45nm CMOS technology was used in Cadence virtuoso tool to work out the ability dissipation and operational delay of circuits. The ability and delay values also are verified exploring the following formulas. Transient power consumption can be calculated exploiting the equation:

 $C_{pd}$  = dynamic power-dissipation capacitance

Average propagation delay

$$t_{pd} = \frac{(t_{pdr} + t_{pdf})}{2} \tag{4}$$

Where  $t_{pdr} = rising$  propagation delay, from input to rising output crossing Vdd/2 and

 $t_{pdf} = falling$  propagation delay, from input to falling output crossing Vdd/2.




Fig. 7: Transition Response of Proposed MT-CMOS dynamic logic for Ripple carry adder




Fig.8: Voltage Variation Chart - Power and Delay




Fig. 9: Comparison Chart between MT CMOS Dynamic Logic and Typical Dynamic Logic

$$Power(Pt) = C_{pd} * V_{dd}^2 * F_i * N_{sw}$$
(3)

Where Pt = Transient power consumption;

Vdd = Supply voltage;

 $F_i$  = input signal frequency;

 $N_{sw}$  = number of bits switching;

# 5. CONCLUSION

In this paper, we have given an efficient method to reduce power and increase the speed of dynamic logic circuit to use in Adders exploitation FTL and MT-CMOS logic technique. Charge sharing problems related to dynamic and domino families also are removed within the projected structures. By avoiding these power wastages and MT-CMOS domino logic

technique reduces the entire power consumption of adder circuits. Experiments have shown that top speed and low power obtained by the projected model match with Cadence virtuoso tool simulation results all right. By the experimental verification, the projected RCA method reduced power more than (55%) and propagation time delay (around 20%). Simulated results show significant improvement in leak tolerance and acceptable speed for high speed applications. Therefore, the power consumption and space were shriveled simultaneously in our projected circuit.

#### 6. ACKNOWLEDGMENTS

This work was supported by ITM universe, Gwalior in collaboration with cadence system design, Bangalore.

#### 7. REFERENCES

- [1] Saeid and Juan, "Fast Feed through Logic: A High Performance Logic Family for GaAs", IEEE Trans. vol.51, pp. 2189 – 2203, Nov.2004.
- [2] Victor, Nelson, Saeid and Mike, "Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic" in IEEE Trans. Vol. 1, pp. 709-712, Aug. 2006.
- [3] Wang, Huang and Cheng, "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Vt Domino Logic", IEEE Trans. Vol.47, pp. 133-135, Feb.2000.
- [4] Wang, Huang and Cheng, "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Vt Domino Logic", IEEE Trans. VLSI Syst., vol.16, pp. 594-598, May.2008.
- [5] J. T. Kao and A. P. Chandrakasan, "Dual Vt -techniques for low-power digital circuits", IEEE J.Solid-State Circuits, vol. 35, pp. 1009-1018, July 2000.
- [6] S. Kao, R. Zlatanovici and B. Nikolic, "A 240 ps 64 b carrylookahead adder in 90-nm CMOS", in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 1735–1744, Feb. 2006.
- [7] Liu, Zhiyu; Volkan Kursun,"Sleep switch dual threshold voltage domino logic with reduced subthreshold and gate oxide leakage current"IEEE Microelectronics Journal, vol. 37, pp. 323, Mar.2006.
- [8] Choi, Dinesh and Roy, "Dynamic noise model to high speed circuit design" IEEE Microelectronics, vol. 23, pp. 65-70, Jan. 2002.
- [9] Wang, Wu and Tsai, "A 1.0 GHz 64-bit high-speed comparators using ANT dynamic logic with two-phase clocking", IEEE Proc.Computer Digit, vol. 145, pp. 433-436, Nov. 1998.
- [10] M.H. Anis, M.W. Allam, and M.I. Elmasry, "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 2, pp. 71 –78, Apr 2002.
- [11] A. Alvandpour, R. Krishnamurthy, K. Sourrty, and S. Y. Borkar, "A sub-130-nm conditional-keeper technique",

- IEEE Journal of Solid State Circuits, vol. 37, pp. 633-638, May 2002.
- [12] K. Roy, S. Mukhopadhyay and H. Mahmoodi, "Leakage Tolerant Mechanisms and Leakage Reduction Techniques in Deep-Submicron CMOS Circuits", in Proceeding of the IEEE, vol. 91, pp. 305- 327, Feb. 2003.
- [13] Volkan Kursun and G. Friedman, "Sleep switch dual threshold voltage domino logic with Reduced standby leakage current", IEEE Transactions on VLSI systems, vol. 12, no. 5 pp.485-496, 2012.
- [14] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE JSSC, vol. 32, pp. 1079-1090, 1997.
- [15] J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan and V. De "Adaptive body bias for reducing impact of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE Transaction on International Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1396- 1402, Nov. 2002.
- [16] Liu, Z. and V. Kursun, "Leakage power characteristics of dynamic circuits in nanometre CMOS technologies", IEEE Transaction on Circuits and Systems, vol. 53, no. 8, pp. 692-696, 2006.
- [17] Chip-Hong Chang, Jiangmin Gu and Mingyan Zhang, "A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits", IEEE Transaction on International Journal of Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 686- 695, June 2005.
- [18] J.T. Kao, and A.P. Chandrakasan, "Dual- threshold voltage techniques for low power digital circuits", IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 1009-1018, 2000.
- [19] Zhiyu Liu and V. Kursun, "PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies", IEEE Transaction on Very Large Scale Integr.(VLSI) Syst., vol. 15, no. 12, pp. 1311-1319, Dec. 2007.
- [20] Manan Sethi, Karna Sharma, Paanshul Dobriya, Navya Rajput and Geetanjali Sharma, "A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors", IJCA, Vol. 77, Sep. 2013.
- [21] G. Palumbo, M. Pennisi and M. Alioto, "A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates", IEEE Transactions On International Journal of Circuits and Systems I, vol. 59, no. 10, pp. 2292-2300, Oct.2012.
- [22] Y.Lih, N.Tzartzanis and W.Walker, "A leakage current replica keeper for dynamic circuits", IEEE J. Solid-State Circuits, vol.42, pp. 48-52, 2003.