

Automatic Measurements of the Performance Parameters of Practical Phase-Locked Loops

Dina M. El-Laithy
Communications Engineering
Department
Modern Academy of Engineering
and Technology
Cairo, Egypt

Abdelhalim Zekry
Communications Engineering
Department
Faculty of Engineering
Ain shams University
Cairo, Egypt

Mohamed Abouelatta
Communications Engineering
Department
Faculty of Engineering
Ain shams University
Cairo, Egypt

ABSTRACT

An important issue in PLL design and manufacture is to simulate, measure, and verify its performance and key parameters for achieving goals of good time and frequency domain responses, as well as good noise and jitter performance. In this paper, we will introduce our new method that is capable of simulating and measuring automatically the PLL key parameters, such as the hold-in range and the pull-in range. Performance parameters for the PLL, such as loop gain, damping factor, natural frequency and settling time, can be simulated and measured concurrently. This method will help to shorten the time of measurements. This work presents an automatic testing method for the PLL using circuit simulator and practical circuit implementation. An industrial CMOS PLL is used to implement the PLL. Good agreement between the simulation and experimental results is found.

General Terms

Electronic design, Communications, Simulation, Hardware

Keywords

Phase locked loop, tracking range, capture range, natural frequency, damping factor

1. INTRODUCTION

Phase-Locked Loop (PLL) has received a wide range of applications in modern data-communications, telecommunications, wireless communications, as well as computer related microprocessor, data bus, video and audio ICs [1]. There has been increasing demand for high speed and low noise data receivers such as disk drive read/write channels, and high speed modems, etc. In such applications, clock recovery is required to show better performance for the extraction of timing from incoming data [1]–[4]. Of various techniques, such as the tank circuit, the surface acoustic wave (SAW) filter, the crystal filter, and the PLL, the PLL is one of the most desirable components for timing extraction because of its low cost, high integration, and easy and wide availability [5],[8]. An important problem in PLL design and manufacture is to simulate, measure, and verify its loop response and key parameters in order to achieve goals of good time and frequency domain responses, as well as good noise and jitter performance [5]. The capture range, the tracking range and the settling time are commonly used to describe the dynamic behavior of the PLL. The settling time is a very important parameter, especially in wireless communication. There are several methods to improve the settling time [6].

This paper is organized as follows. Section 2 presents the detailed analysis of the closed loop performance parameters of

the PLL. The simulation results are discussed in Section 3. Section 4 illustrates the experimental results. The conclusions are given in Section 5.

2. ANALYZING THE CLOSED LOOP PERFORMANCE PARAMETERS OF THE PLL

The PLL is shown in Fig. 1. It is composed of a digital phase detector which is an XOR, a loop filter and a voltage-controlled oscillator. The first-order loop filter is composed of the resistors R_1 and R_2 and the capacitors C_1 . Its transfer function $F(s)$ is given by [7],[9]:

$$F(s) = \frac{1 + s\tau_2}{1 + s(\tau_1 + \tau_2)} \quad (1)$$

Where $\tau_1 = R_1C_1$ and $\tau_2 = R_2C_1$. For this filter, the PLL closed loop transfer-phase function becomes [7],[9]:

$$H(s) = \frac{2S\omega_n\zeta + \omega_n^2}{S^2 + 2S\omega_n\zeta + \omega_n^2} \quad (2)$$

Where ω_n is the natural frequency and ζ is the damping factor, which are used as the characterizing parameters of PLL and are given by [7]:

$$\omega_n = \sqrt{\frac{K_d K_o}{(R_1 C_1 + R_2 C_1)}} \quad \text{and} \quad \zeta = \frac{\omega_n}{2} R_2 C_1 \quad (3)$$

Where K_d is the phase detector gain and K_o is the gain of the VCO. The term $K_d K_o$ is called the loop gain K_L and has the dimension of angular frequency (rad S-1).

$$K_L = K_d K_o \quad (4)$$

The performance of the PLL depends on the individual components and system transfer function. For a damping factor $\zeta = 0.7$, ω_{3db} becomes equal $2.05 \omega_n$.




Fig. 1 Conventional PLL

The loop-filter component values used in this work are $R_1=12\text{ K}\Omega$, $R_2=0.5\text{ K}\Omega$ and $C_1=10\text{ nF}$. We set the center frequency $f_o=84\text{ KHz}$ and $K_o=2\pi*16.88\text{ Krad/Sec.V}$. The phase detector used is the XOR-PD which has $K_d=V_{dd}/\pi=1.6\text{ rad/V}$ for supply voltage $V_{dd}=5\text{ V}$. As per Eq. 3, the natural frequency $\omega_n=36.8\text{ Krad/sec}$ and the damping factor ζ is equal to 0.092 . All these values are listed in Table 1.

To complete the performance analysis of the PLL, the hold-in range and the pull-in range must be determined for specifying the frequency range in which the PLL can be operated. The pull-in range $\Delta\omega_p$ is equally often called the capture range of the PLL, and it is the frequency range over which the PLL can acquire lock. Accordingly, the hold-in range $\Delta\omega_H$ is called the tracking range of the PLL, and it is the frequency range over which the PLL can maintain lock. Usually the tracking range is greater than or equal to the capture range. They are given by [4]:

$$\Delta\omega_H = \frac{\pi K_d K_o}{2}, \quad \Delta\omega_p = \pi \sqrt{\frac{\zeta \omega_n K_d K_o}{2}} \quad (5)$$

For this work and assuming practical phase locked loop operation, we set the center frequency $f_o=13\text{ KHz}$ and the VCO gain $K_o=2\pi*5.2\text{ Krad/Sec.V}$. The XOR-PD gain $K_d=1.6\text{ rad/V}$. Set the damping factor $\zeta=0.7$ and the natural frequency $\omega_n=6.5\text{ Krad/sec}$, the loop-filter components should be $R_1=10\text{ K}\Omega$, $R_2=2.3\text{ K}\Omega$ and $C_1=100\text{ nF}$.

As per Eq. 5, the capture range $\Delta\omega_p=35.3\text{ Krad/sec}$ and the tracking range $\Delta\omega_H=81.5\text{ Krad/sec}$. which leads to $\Delta f_{\text{capture}}=5.6\text{ KHz}$ and $\Delta f_{\text{tracking}}=13\text{ KHz}$. All these values are listed in Table 2.

To measure the natural frequency ω_n and damping factor ζ of the PLL, we apply a disturbance to the PLL which forces the system to settle at a different stable state. This is done by modulating the reference frequency with a square-wave. The corresponding test circuit is shown in Fig. 2. The settling time T_s is usually practically defined to be the time when the output frequency approaches the input reference frequency within a predefined margin [6], and can be measured by using the same test circuit.




Fig. 2 A block diagram for the measurement of natural frequency ω_n , damping factor ζ and settling time T_s

The modulating frequency must be chosen to be much smaller than the center frequency-for example, 1 KHz. If the frequency of the signal generator is abruptly changed, the output signal u_f of the loop filter performs a damped

oscillation on every transient of the 1 KHz of the square wave and settles at a stable level thereafter. The natural frequency ω_n and the damping factor ζ can be calculated from the waveform of u_f shown in Fig 3.




Fig. 3 The output signal of the loop filter u_f

The damping factor ζ can be calculated from the ratio of the amplitudes of two subsequent half-waves A_1 and A_2 . The damping factor is given by [7]:

$$\zeta = \frac{\ln(A_1/A_2)}{[\pi^2 + (\ln(A_1/A_2))^2]^{1/2}} \quad (6)$$

The natural frequency ω_n is calculated from the period T of one oscillation in Fig. 3 according to [7]

$$\omega_n = \frac{2\pi}{T\sqrt{1-\zeta^2}} \quad (7)$$

And the settling time T_s is the time required for the PLL to settle to a new frequency [7], and can be calculated directly from the figure.

To measure the capture range ($\Delta\omega_p$) and the tracking range ($\Delta\omega_H$) of the PLL, we use the same test circuit of Fig. 2 with changing the square wave generator to a triangular wave generator.

To make capture and tracking range measurements, the PLL must be forced in and out of lock. This can be accomplished by sweeping the reference frequency automatically by using the FM modulator. The period of the sweep is 10 ms. It is very important to use a sweep time that is slow enough to eliminate capture transient effects.

Fig. 4 shows the output signal u_f of the loop filter during the automatic sweeping. The capture and tracking range can be calculated from the waveform of u_f as shown in the figure.




Fig. 4 The Loop-filter output u_f shows the capture and tracking range of the PLL.

Starting from the left of Fig. 4, we can see that the PLL is not following the input signal; some instances it goes to out of lock. As the sweeping voltage increases the reference frequency increases, the PLL acquires lock and starts to track the changing input frequency. Where the PLL acquires lock is called the lower capture frequency. As the frequency increases further, the PLL tracks, and then finally loses lock. Where the PLL loses lock is the upper frequency of the tracking range. The input frequency will finally start to decrease and the PLL will lock again, this point represents the upper frequency of the capture range. As the input frequency continues to decrease, the PLL tracks, and then finally loses lock. Where it loses lock again represents the lower limit of the tracking range. Now we can determine the tracking and the capture range as follow:

$$\text{The tracking range } (\Delta\omega_H) = \text{Upper tracking frequency} - \text{Lower tracking frequency} \quad (8)$$

$$\text{The capture range } (\Delta\omega_p) = \text{Upper capture frequency} - \text{Lower capture frequency} \quad (9)$$

3. SIMULATION RESULTS

Fig. 5 shows the SPICE circuit used to measure the damping factor ζ , the natural frequency ω_n and the settling time T_s . Fig. 6 shows simulated transient responses for the PLL. From Fig. 6, $A_1 = 0.31$, $A_2 = 0.23$, $T = 170$ us and the settling time $T_s = 750$ us. Using Eq. 6 and Eq. 7 give $\zeta = 0.095$ and $\omega_n = 37.1$ Krad/sec. Performance summaries are listed in Table 1.




Fig. 5 Schematic of the PLL to determine the performance parameters by SPICE simulation .




Fig. 6 Simulated transients of the PLL with 20 KHz frequency step.

Table 1 Performance summary of the PLL for 1st measurements

Supply voltage	5V
Frequency step	20 KHz
VCO center frequency	84 KHz
VCO's frequency range	17-150 KHz with $K_o = 16.88 \text{ KHz/V}$
R_1 in loop filter	12 K Ω
R_2 in loop filter	0.5 K Ω
C_1 in loop filter	10 nF
Natural frequency ω_n	36.8 Krad/sec (calculated) 37.1 Krad/secs (simulated) 31.53 Krad/sec (measured)
Damping factor ζ	0.092 (calculated) 0.095 (simulated) 0.091 (measured)
Settling time T_s	750 us (simulated) 800 us (measured)

Table 2 Performance summary of the PLL for 2nd measurements

Supply voltage	5V
Input sweep frequency	100 Hz
VCO center frequency	13 KHz
VCO frequency range	5-21 KHz with $K_o = 5.2 \text{ KHz/V}$
R_1 in loop filter	10 K Ω
R_2 in loop filter	2.3 K Ω
C_1 in loop filter	100 nF
Natural frequency ω_n	6.5 Krad/sec
Damping factor ζ	0.75
Capture range Δf_p	5.6 KHz (calculated) 5.2 KHz (simulated) 5.2 KHz (measured)
Tracking range Δf_H	13 KHz (calculated) 13.3 KHz (simulated) 13.3 KHz (measured)

To determine the capture and tracking range of the PLL using simulation, Fig. 7 shows the SPICE circuit used. Fig. 8 shows simulated transient responses for the PLL. Performance summaries of this work are also listed in Table 2.




Fig. 7 SPICE schematic of the PLL to determine the capture and tracking range.




Fig. 8 Simulated transient of the PLL with 100 Hz sweep frequency.

Starting from the left of Fig. 8 leaving the first transient cycle, we can see that the PLL is not following the input signal, sometimes it is out of lock. As the sweeping voltage increases the reference frequency increases, the PLL acquires lock at $u_f = 2V$ and it corresponds to $f_{out} = 10.4 KHz$ and starts to track the changing input frequency. Where the PLL acquires lock is called the lower capture frequency. As the frequency increases further, the PLL tracks, and then finally loses lock, at $u_f = 3.8 V$ which corresponds to $f_{out} = 19.5 KHz$. Where the PLL loses lock is the upper frequency of the tracking range. The input frequency will finally start to decrease and the PLL will lock again, at $u_f = 3 V$ which corresponds to $f_{out} = 15.6 KHz$. This point represents the upper frequency of the capture range. As the input frequency contains to decrease, the PLL tracks, and then finally loses lock, at $u_f = 1.2 V$ which corresponds to $f_{out} = 6.2 KHz$. Where it loses lock again represents the lower limit of the tracking range. Now we can determine the tracking and the capture range from Eq. 8 and Eq. 9:

$$\text{The tracking range } (\Delta f_H) = 19.5K - 6.2K = 13.3KHz$$

$$\text{The capture range } (\Delta f_p) = 15.6K - 10.4K = 5.2KHz$$

4. EXPERIMENTAL RESULTS

The practical implementation for the PLL is carried out to verify the results obtained by analytical formulas and computer simulations. The circuits shown in Fig. 5 and Fig. 7 had been completely built and tested in the laboratory and the time response of the PLL was measured

Fig. 9 and Fig. 10, show typical oscillograms of the PLL for measuring the performance parameters and measuring the capture and tracking range respectively. The measured natural frequency $\omega_n = 31.53 \text{ rad/sec}$, the damping factor $\zeta = 0.091$, the settling time $T_s = 800 \text{ us}$. The measured capture range $\Delta f_p = 5.2 KHz$ and the measured tracking range $\Delta f_H = 13.3 KHz$. Results of this experimental work are also listed in Table 1 and Table 2.

It is clear from the results in these tables that the calculated, the simulated and the measured PLL performance parameters agree with each other within the practical component tolerances and the measurement errors as well as the model approximations in SPICE. Indeed, The agreement is satisfactory.




Fig. 9 Measured transient of the PLL with 20 KHz frequency step.




Fig. 10 Measured transient of the PLL with 100 Hz sweep frequency.

5. CONCLUSION

In this paper, a complete study to determine the performance parameters of PLL is achieved. Fast and direct analysis to measure PLL capture and tracking range is presented. A 100 Hz sweep triangular signal is used for monitoring the output frequency while the PLL is forced to go in and out of lock. A quick and simple view of the PLL's capture and tracking range are displayed in one direct measurement which helps to shorten the time of measurements. We proved also that both the calculated and simulated PLL parameters are in close agreement with the measurement results. Therefore one can use them to design the PLL and expect no appreciable deviation from practical behavior.

6. ACKNOWLEDGEMENT

The authors would like to thank the Department of Electronics & Communication Engineering, Ain Shams University, for providing its laboratory and library facilities.

7. REFERENCES

[1] Mike LE, "A new method for simultaneously measuring and analyzing PLL transfer function and noise processes," Ph.D. dissertation, Univ. California, Berkeley, June 2002. 1111

- [2] Mozghan Mansuri, Dean Liu, and Chih-Kong Ken Yang et al., "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," *IEEE Journal of Solid-State Circuits*, Vol. 37, No. 10, Oct. 2002, pp. 1331–1334.
- [3] W. C. Lindsey and C. M. Chie, *Phase-Locked Loops*. New York. IEEE Press, 1986.
- [4] C.S. Vaucher. "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," *IEEE Journal of Solid-State Circuits*, Vol. 35, pp. 490-502, 2002.
- [5] J Floyd M. Gardner, *Phaselock Techniques*. John Wiley & Sons, 1979.
- [6] Texas Instruments, "Fractional/integer-N PLL basics", SWRA029, edited by Curtis Barrett, wireless communication business unit, 1999
- [7] R. E. Best, *Phase-Locked Loops: Theory, Design and Applications*. New York, NY: fifth edition, McGraw-Hill, 2003.
- [8] William F. Egant "Phase-Lock Basics". Second Edition. Copyright 2008 by John Wiley & Sons, Inc.
- [9] Paul Brennan, "Phase-Locked Loop notes", E771 Electronic Circuits III, University College London, 2000.
- [10] James A. Crawford, "Advanced Phase-Lock Techniques", Artech House, Boston, 2008.