Quantum Cellular Automata based Novel Unit 2:1 Multiplexer

Debarka Mukhopadhyay
Assistant Professor
Department of Computer Science and Engineering
Bengal Institute of Technology and Management,
Santiniketan, WB, India

Paramartha Dutta
Professor
Department of Computer and System Sciences
Visva-Bharati University
Santiniketan, West Bengal, India

ABSTRACT

Quantum Cellular Automata (QCA) is an emerging nanotechnology and one of the top six technologies of the future. CMOS technology has a lot of limitations while scaling into a nano-level. QCA technology is a perfect replacement of CMOS technology with no such limitations. In this paper we have proposed one 2:1 multiplexer circuit having lowest complexity and area compared to the existing QCA based approaches. The proposed design is verified using QCADesigner.

General Terms
QCA, QCADesigner, Multiplexer.

Keywords
Majority Voter circuit, Minority Voter Circuit, Nanotechnology.

1. INTRODUCTION

CMOS Technology is approaching its scaling limit very fast. In practical point of view this technology in nano-scales is facing lot of problems. So in order to enhance the performance of a system new nano-technology approach should be taken into account. Quantum Cellular Automata[13,14] is now one of the promising and emerging technology which not only providing a solution at nano-scale, but also offers solutions that currently CMOS technology is facing[1,2]. The basic building block of every QCA circuit is majority gate and every QCA circuit can be built using Majority and inverter gate [3].The majority logic can be implemented in a different manner from that of Boolean logic. The Boolean logic operators (like AND, OR and their complements) and other digital functions can be implemented using Majority logic [4]. The majority logic can be termed as more powerful for implementing digital functions because of very small number of logic gates [5, 6].

In this paper we propose a new design methodology for a 2:1 MUX Using this design as a unit complex MUX design is possible. In comparison to existing implementation, this method has demonstrated significant improvements. The proposed 2:1 MUX resulted in decrease in cell counts and decrease in input to output delay. The presented design is justified using QCADesigner [7] simulation results.

2. DESCRIPTION AND ANALYSIS

2.1 Relevant QCA Concept

This technology is built up in cells. Each cell has 2 electrons trapped on it [8,9]and 4 as illustrated in Fig1(a). The electrons can be on any island and can tunnel between the islands. However, due to Coulomb repulsion, they will always settle to one of two stable states. One configuration of charge represents a binary “1,” the other a “0,” but no current flows into or out of the cell[11,12].

The field from the charge configuration of one cell alters the charge configuration of the next cell. Remarkably, this basic device-device interaction, coupled with a clocking scheme for modulating the effective barrier between states,is sufficient to support general-purpose computing with very low power dissipation. Binary wire can be assembled where all cells in the chain have the same value. The fundamental logic gate is the Majority Gate. A majority gate takes three inputs; its output is equal to whichever two inputs agree as illustrated in Fig1(b). Assuming three inputs labeled A, B and C, the logic function of majority gate is

\[ M(A,B,C)=AB+BC+C \] 

(1)
Logical AND and OR functions can be implemented from majority voter by presetting one input immutably to binary values 0 and 1, respectively. A signal is complemented by the not gate as in fig 1(c).

2.2. Advantages of QCA
This technology has many advantages.

- It is “edge driven,” meaning an input is brought to an edge of a QCA block; it is evaluated and output at another edge. This also means that no power lines need be routed internally.
- The second advantage is that QCA systems should be very low power, because there is no current flowing. Only enough energy needs to add to lift the electrons from their ground states.
- Finally, QCA cells are very small.

2.3. QCA Clocking
The clocking of QCA [10] can be accomplished by controlling the potential barriers between adjacent quantum-dots. When the potential is low the electron wave functions become delocalized resulting in no definite cell polarization. Raising the potential barrier decreases the tunneling rate, and thus, the electrons begin to localize. As the electrons localize, the cell gains a definite polarization. When the potential barrier has reached its highest point, the cell is said to be latched. Latched cells act as virtual inputs and as a result, the actual inputs can start to feed in new values. This enables easy pipelining of QCA circuits. It has been shown that four clocking zones each Pi / 2 degrees out of phase is all that is required by any QCA circuit as shown in Figure 2.

3. EARLIER WORK
In article [18], a new design has been proposed. In this design 31 number of cell have been used and four clocks are applied there, so total delay is 360°.

In article [17] another design has been proposed where author(s) have used reduced number of cells and also there is reduction in delay. In this design 27 number of cells have been used and with a delay of 270°.

4. ANALYSIS OF PROPOSED DESIGN
Recent methodologies [15, 16, 17, 18] have shown a lot of improvements in designing QCA multiplexers in terms of complexities (number of cells), areas and speed(delay) over their past methodologies. But the proposed one is having less complexity, consume less area and higher speed as compared to recent methodologies.

Generally a 2 to 1 multiplexer is having two inputs A and B, one selection input S and one output F as in Fig. 3

Fig 3: Conventional Multiplexer

Basically our proposed design is composed of two majority voter gate and one minority voter gate as in Fig 4

Fig 4: Outline of proposed QCA multiplexer

The input A is complemented before it is applied to the minority voter gate. The A input and selection input S is ORed as the third input of the same is applied with a fixed “1” signal voltage. The Minority voter gate will be given an output which can be represented by a relation as in equation 2.

\[ \text{Out}_{\text{minv}_1} = (A" + S") = AS" \quad \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldotted{4}
Finally both the majority voter and minority voter logic gates are directly connected to another majority voter gate whose third input is applied with a fixed voltage ‘1’ and generating the output voltage F. This output F can be represented by means of a logical expression as in equation 6 and by means of a majority-voter logical expression as in equation 7.

\[ F_{out} = A \bar{S}' + B \bar{S} \]  
\[ F_{out} = \text{Majv} ((\text{Majv} (A', S, +1)), \text{Majv} (B, S, -1), +1) \]  

Now when \( S = 0 \), based on equation 7,

\[ (\text{Majv}(A',S,+1))' = (\text{Majv}(A',0,+1))' = A. \]

and

\[ \text{Majv}(B,S,-1) = \text{Majv}(B,0,-1) = 0. \]

So, \( F_{out} = \text{Majv}(A,0,+1) = A \).

Now when \( S = 1 \), based on equation 7,

\[ (\text{Majv}(A',S,+1))' = (\text{Majv}(A',1,+1))' = 0. \]

and

\[ \text{Majv}(B,S,-1) = \text{Majv}(B,1,-1) = B. \]

So, \( F_{out} = \text{Majv}(0,B,+1) = B. \)

In the proposed design we have used 23 numbers of cells and accordingly circuit area is reduced and it is comparatively dense enough and also delay here is 270°. We have shown all the data with table 1.

<table>
<thead>
<tr>
<th>Table 1: Comparative study of our proposed design with some most recent designs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters</td>
</tr>
<tr>
<td>No of Cells</td>
</tr>
<tr>
<td>Total Area</td>
</tr>
<tr>
<td>Cell Area</td>
</tr>
<tr>
<td>Area Usage</td>
</tr>
<tr>
<td>Input to Output Delay</td>
</tr>
</tbody>
</table>

5. SIMULATION AND PRACTICAL RESULT

For the proposed circuit layout and functionality checking, a simulation tool for QCA circuits QCADesigner version 2.0.3, is used. The following parameters are used for a bitable approximation: cell size=18 nm, clock high = 9.800000e-022 J, clock low=3.800000e-023 J, Dot diameter= 5 nm. Most of the mentioned parameters are default values in QCADesigner. Fig 5 and 6 show circuit layout and simulation results of proposed Multiplexer.

![Proposed design of QCA Multiplexer on QCADesigner](image)

As we have found that it is still possible to reduce the complexity (cell number), area, delay and can increase density up to some extent, in immediate manner we started looking for a new design methodology for 2:1 MUX which is very simple but very efficient. For the same we have tried a conventional approach, we used one AND gate for ANDing one input with selection line and one OR gate for ORing another input with selection line and One OR gate to add them.

6. CONCLUSION

Our proposed methodology is an efficient way that greatly reduces no of cells, area and delay in signal propagation from input to output. By this methodology we can go for designing complex multiplexers. This methodology is very simple to implement also. This QCA technology is the future nanotechnology and different classical models can be replaced by this QCA logic and this will become much more efficient and less complex than its classical counterpart.
7. REFERENCES


8. AUTHORS PROFILE

Debarka Mukhopadhyay is currently working as an assistant professor in Bengal Institute of Technology and Management, Santiniketan, West Bengal, India. He completed his AMIETE in Electronics and Telecommunication Engineering from IETE (New Delhi), India in the year 2003, M.Tech in Computer Science and Engineering from Kalyani Government Engineering College in the year 2007. He has publications in National and International conferences and journals. His research area includes Quantum Cellular Automata and Quantum Computing.

Paramartha Dutta is currently working as a Professor in Visva-Bharati University, Santiniketan. He has completed his M.Tech. from Indian Statistical Institute, Calcutta in 1993 and Ph.D. in Computer Science and Engineering from Bengal Engineering And Science University, Shibpur, and West Bengal, India in the year 2005. He has numerous publications in National and International conferences and journals. His research interests include Ad Hoc Networks and Image Processing and Quantum Cellular Automata.