Reconfigurable Stimulus Generator for Receive Beamformer Test-Bed

Khyati R.Zalawadia
BITs educampus
Vadodara India

Neeraj Mishra
Space Applications Centre
ISRO,Ahmedabad India

Himanshu Shah
Space Applications Centre
ISRO,Ahmedabad India

U.D.Dalal
Sardar Vallbhbhai National Institute of Technology,
Surat -395007 India

ABSTRACT
Laboratory testing of digital beamforming processor is required to test and optimize the beamformer algorithm, code and hardware before integrating with antenna and testing the beamformer in an anechoic chamber. Development of a stimulus generator, for carrying out such an exercise, itself can be quite an involved task for a digital beamformer employing a large phased array antenna. This paper proposes an innovative design of a stimulus generator for the receive beamformer system. A reconfigurable hardware prototype, with a Xilinx Virtex-5 FPGA based architecture, is developed to generate IF stimulus for an 8-elements receive beamformer. It can provide a stimulus for up to four transmitting sources, each with programmable frequency, bandwidth, direction of arrival, S/N and interference. The beamformer performance testing for selective element failure can also be facilitated. Testing of a beamformer with larger phased array antenna can be achieved using multiple cards. The hardware test results are reported

General Terms
Digital Beam Former Stimulus Generator

Keywords
Digital beam former, Generator, Phased array antenna, Test bed, Xilinx Virtex-5 FPGA

1. INTRODUCTION
Phased array antenna (PAA) with beamforming-based architectures enhances the performance of satellite communication systems by improving capacity, coverage, and throughput and provides improvement in QoS while reducing the terminal size [1].

Digital beamforming system consists of phased array antenna and digital beam forming processor. The performance of the antenna system and digital hardware should verify separately before their final integration. The development of a beamformer imposes challenging demand on test and evaluation system. One such demand is to generate the simultaneous signals for all antenna array sensors superimposed with impairments as seen by the antenna system. Impairment may be noise and/or interference signal. These generated signals are use for characterizing the digital beamforming processor before antenna integration.

The recent advances in FPGA technology makes architecture of PAA stimulus generator based on FPGA an attractive option. Few examples, MIMO systems, which is utilize multiple FPGA’s and DSP’s as discussed in [2]–[5]. Madani et al. have described antenna simulator, developed under a contract from European Space Agency (ESA), to evaluate the performance of an Adaptive Digital Beam Forming Network [6]. Their work is on MMIC based analog phase shifter approach. Taco Kluwer et al have reported the development of smart antenna test-bed for software defined digital beamforming [7]. Heung-Jae Im have performed analysis of the smart antenna system operating in a wide-band CDMA WLL channel through a test-bed implemented on a DSP board [8]. Further M.Sc. thesis of Juan A. Torres-Rosario discusses the development of test set-up, based on Lytech VHS-DAC high-speed multichannel development platform, to test a 16 channels receive beam former [9]. However, developed test-bed is not configurable of generating channel impairments and channel noise.

With the recent trend of satellites with large number of spot beams, the complexity of test-bed required for performance testing of onboard digital hardware of digital beam former have increased multi-fold. In this paper, a design of PAA stimulus generator, which allows one to test a digital beamforming processor for a variety of parameters are reported; thus providing a flexible and versatile solution for testing of a beamforming processor. The developed hardware output mimics the inputs at the phased array antenna module at IF level. The signals fed to IF ports of receiver section to characterize the digital beam forming at IF level.

Section 2 briefly presents the theory of phased array antenna. Section 3 describes the requirements and specifications for phased array antenna stimulus generator. Section 4 describes system architecture of phased array antenna stimulus generator. Section 5 presents the results.

2. PHASE ARRAY ANTENNA THEORY
Beamforming adjusts the gain and phase of signal for each antenna array element to compensate for the different delays and attenuations associated with signal paths to elements to increase the signal quality in specific direction of arrival.

Here only narrowband signal is considered. If the bandwidth $B_s$ of the modulated signal is small, compared to the carrier’s frequency, then it is consider a narrowband signal. Another way to define a beamformer signal to be narrowband is:

$$\Delta t_{\text{max}} \times B_s \ll 1$$

(1)

where, $M_{\text{max}}$ is the maximum travel time of a plane wave between any two elements of the array.

Let $x(t)$ represent the complex modulated narrowband signal, which needs to be transmitted. To generate the signal for each sensor, the modulated signal should be applied with precise phase delay $\theta_k$ corresponding to the $k^{th}$ sensor in the array. This is done by applying complex weights $\omega_k$ to the signal for $k^{th}$ sensor, where.

4
\[ \omega_k = A_k e^{j \theta_k} \]  
(2)

\[ k = 0, 1, 2, ..., K-1, \]

K = number of phased array elements.

The resulting output signals for phased array antenna stimulus generator are given by:

\[ y_k(t) = x(t) \omega_k \]  
(3)

### 2.1 Stimulus Generation for Linear Antenna Geometry

For a linear array geometry (Figure 1) with element spacing d, the received signal for the \( k^{th} \) sensor of the PAA contains the time delay \( \tau_k \), called steering time delay. This steering delay \( \tau_k \) with respect to reference element is given by:

\[ \tau_k = k \sin(\theta) \frac{d}{c} \]  
(4)

\[ k = 0, 1, ..., K-1; \quad K = \text{No. of phased array elements} \]

c = velocity of EM waves in the medium

The corresponding phase delay \( \theta_k \) for a narrowband signal with carrier frequency \( f_c \) is given by:

\[ \theta_k = 2\pi f_c \tau_k \]  
(5)

### 2.2 Stimulus Generation for Rectangular Antenna Geometry

For a rectangular antenna array geometry (Figure 2), where \( M \) elements are arranged in the x direction and \( N \) elements are arranged in y direction and the inter-element spacing is \( d_x \) and \( d_y \) in x and y direction respectively, the steering delay \( \tau_{(m,n)} \) with respect to reference element at \((0,0)\) is given by:

\[ \tau_{(m,n)} = \left( \frac{md_x}{c} \cos(\varphi) \sin(\theta) + \frac{nd_y}{c} \sin(\varphi) \sin(\theta) \right) \]  
(6)

where, \( m = 0, 1, ..., M-1 \) and \( n = 0, 1, ..., N-1 \).

The corresponding phase delay \( \theta_{(m,n)} \) for a narrowband signal with carrier frequency \( f_c \) is given by:

\[ \theta_{(m,n)} = 2\pi f_c \tau_{(m,n)} \]  
(7)

### 2.3 Stimulus Generation for Triangular Antenna Geometry

If alternate samples removed in rectangular antenna geometry, a triangular phase array antenna shown in Figure 3 obtained. A triangular grid is more efficient for suppressing grating lobes than a rectangular grid; and for a given aperture size, fewer elements are required. (6) and (7) respectively obtain the steering delay and phase delay for a triangular geometry, where only alternate values of \( m \) and \( n \) are used. i.e. \( m = 0, 2, 4, ..., M-1 \) and \( n = 0, 2, 4, ..., N-1 \).

Similarly, various other sensor arrangements are possible for constructing a phased array system and corresponding equation for phase delay obtained.

The stimulus in each case can be generated using (3).

### 3. REQUIREMENT and SPECIFICATION

Broad requirements for the stimulus generator summarized below:

- To generate signals for large number of array elements with re-configurable geometry
- To generate a signal for a source from any direction
- To generate multi-carrier signals with varying bandwidth and power
- To generate impairment and selective element failure

The specifications for the PAA stimulus generator developed are as given in Table 1.
### Table 1. Specifications of PAA Stimulus Generator

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output frequency band</td>
<td>70 ± 18 MHz</td>
</tr>
<tr>
<td>Output power level</td>
<td>0 to -20 dBm</td>
</tr>
<tr>
<td>Output impedance</td>
<td>50 Ω</td>
</tr>
<tr>
<td>No. of elements</td>
<td>Upto 8 with single card</td>
</tr>
<tr>
<td></td>
<td>More than 8 with multiple cards</td>
</tr>
<tr>
<td>No of sources</td>
<td>Upto 4</td>
</tr>
<tr>
<td>Signal control</td>
<td>Direction of Arrival (DOA)</td>
</tr>
<tr>
<td></td>
<td>Carrier frequency, bandwidth and modulation on/off control</td>
</tr>
<tr>
<td></td>
<td>Carrier power control</td>
</tr>
<tr>
<td>Signal impairment</td>
<td>S/N, Interference</td>
</tr>
<tr>
<td></td>
<td>Selective element failure</td>
</tr>
<tr>
<td>Other functions</td>
<td>Scanning of source beam</td>
</tr>
<tr>
<td>Programming interface</td>
<td>MIL-STD-1553B</td>
</tr>
</tbody>
</table>

### 4. DESIGN OF PAA STIMULUS GENERATOR

Figure 4 shows the architecture of a conventional stimulus generator for receive beamformer. It takes an RF source as input and generates multiple sources via a power divider network. Then variable phase shift and attenuation to each source apply for a particular direction of incidence. For multiple beams, multiple hardware are required to be implemented with a combiner for each element as shown in Figure 5. It is obvious that the large RF hardware needed.

Figure 6 describes the block diagram of the Xilinx Virtex-5 FPGA based stimulus generator for receive beamformer testbed. The FPGA based design not only saves large RF hardware, it provides programmability of test parameters also which is quite useful for testing the receive beamformer.

The advantages of FPGA based stimulus generator summarized as follows:

- No need of RF source. RF signal generation in FPGA.
- Generation of multi-beam signals with programmable frequency, bandwidth, power and DOA
- Scanning of beam to facilitate pattern measurement
- Cost saving and less hardware requirement
- A PC based controller provides convenient GUI for programming of the stimulus generator

The FPGA design divided into three basic modules: Signal Generator and Weighting Module, Summing and Pre-emphasis Module and MIL-STD-1553B Interface Module.

### 4.1 Signal Generator and Weighting Module

This module consists of pseudo random generator, BPSK modulator and complex weight multiplier for 8 PAA elements. Programmability for centre frequency, bandwidth and modulation on/off provided. Four numbers of such modules are required for generation of four carriers.

**Figure 4: Conventional stimulus generator for receive beamformer (1 Beam)**

**Figure 5: Conventional stimulus generator for receive beamformer (4 Beam)**

Each carrier can emulate beam coming from different direction. Multiple cards can synchronize to maintain signal coherence for large PAA.
4.2 Summing and Pre-emphasis Module
The corresponding outputs from four Signal Generator and Weighting Modules added to generate signal for each PAA element. Then a pre-emphasis filter boosts the high frequencies as per x/sin(x) response to compensate the effect of DAC’s sin(x)/x. Programmability for setting S/N and selective PAA element failure provided. Total 8 Summing and Pre-emphasis Modules produce signals corresponding to 8 PAA elements.

4.3 MIL-STD-1553B Interface Module
This module implements remote terminal in the Stimulus generator and allows configuring the look up tables for gain and phasing delay. As well as to control bandwidth, centre frequency, power, S/N and impairments for each source signal using a PC based controller, which provides convenient GUI for entry of look angles as well as parameters related to each source signal to be generated.

5. SIMULATION AND HARDWARE RESULTS
The stimulus generator designed for a beamformer with PAA geometry as specified in Table 2. Figure 7 and 8 shows the Matlab simulation results for azimuth and elevation respectively corresponding to four signal sources located as shown in Table 3.

The stimulus generator was thoroughly tested in lab. Table 4 shows the target specification and measured results for stimulus generator.

This simulator was used in testing of 4-element PAA digital hardware of receive digital beam former (DBF), a technology development program in Space Applications Centre (ISRO) India.

---

### Table 2. Beamformer Geometry

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Geometry</td>
<td>Triangular</td>
</tr>
<tr>
<td>No. of element</td>
<td>30</td>
</tr>
<tr>
<td>Element spacing</td>
<td>dx=1.67λ, dy=2.67λ</td>
</tr>
<tr>
<td>Frequency Band</td>
<td>2.67 GHz</td>
</tr>
</tbody>
</table>

### Table 3. Signal Locations

<table>
<thead>
<tr>
<th>Source</th>
<th>Azimuth</th>
<th>Elevation</th>
</tr>
</thead>
<tbody>
<tr>
<td>#1</td>
<td>65°</td>
<td>30°</td>
</tr>
<tr>
<td>#2</td>
<td>31°</td>
<td>50°</td>
</tr>
<tr>
<td>#3</td>
<td>110°</td>
<td>60°</td>
</tr>
<tr>
<td>#4</td>
<td>140°</td>
<td>72°</td>
</tr>
</tbody>
</table>
The stimulus generator produced the 4 PAA signals with different DOAs in 70±18 MHz frequency band with dynamic channel loading. Figure 9, 10 and 11 show the polar plots of hardware test result for DBF linear phase phased array configuration at DOA angles ±30° and 60° generated by stimulus generator.

### Table 4. Measured Result of Reconfigurable Stimulus Generator

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
<th>Measured result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output frequency band</td>
<td>70 ± 18 MHz</td>
<td>70 ± 18 MHz</td>
</tr>
<tr>
<td>Output power level</td>
<td>0 to -20 dBm</td>
<td>0 to -22 dBm</td>
</tr>
<tr>
<td>Output impedance</td>
<td>50 Ω</td>
<td>50 Ω</td>
</tr>
<tr>
<td>No. of elements</td>
<td>Upto 8 with single card</td>
<td>Only up to 8 element in single card</td>
</tr>
<tr>
<td></td>
<td>More than 8 with multiple cards</td>
<td></td>
</tr>
<tr>
<td>No of sources</td>
<td>Upto 4</td>
<td>Upto 4</td>
</tr>
<tr>
<td>Signal control</td>
<td>• Direction of Arrival (DOA)</td>
<td>• DOA tested with spacing 0.81λ &amp; 0.5λ spacing</td>
</tr>
<tr>
<td></td>
<td>• Carrier frequency, bandwidth and modulation on/off control</td>
<td>• Carrier frequency, bandwidth and modulation on/off control</td>
</tr>
<tr>
<td></td>
<td>• Carrier power control</td>
<td>• Carrier power control</td>
</tr>
<tr>
<td>Other functions</td>
<td>Scanning of source beam</td>
<td>Scan test performed -65°≤θ≤65°</td>
</tr>
</tbody>
</table>

6. CONCLUSION

In this paper, a Xilinx Virtex-5 FPGA based stimulus generator for receive beamformer test-bed is described. It is shown that the implemented design offers a number of advantages like saving of large RF hardware and programmability of frequency, power, DOA, S/N, interference, selective failure of PAA, beam scanning etc. compared to conventional RF hardware based stimulus generator. The stimulus generator has proven to be a versatile tool for testing of digital receive beamformer system before integrating it to the actual antenna system.

The system can generate stimulus corresponding to upto 8 PAA elements for upto 4 sources coming from different directions. Multiple such cards can combine to test a beamformer for a large PAA. The developed simulator is able to cope up the increasing demand of multiple source.

The developed simulator has limitation due to implementation of narrow band algorithm. The future scope will be the modification of algorithm for wideband signals generation.
Further, the effects from mutual coupling between the antenna elements can also be incorporated in design to improve the accuracy of stimulus generator.

7. ACKNOWLEDGMENTS

The authors wish to acknowledge the contribution of Milind Mahajan of ASG and Pratik, Jaydeep, Md. Azhar and Amita Mevada of DTD in this project. The authors also hereby acknowledge the guidance and support provided by Alak Banik (GD), Deepak Das (DD) and A S Kiran Kumar, Director, Space Applications Centre (ISRO).

8. REFERENCES


