Implementation of on Chip Data Bus Using Pre Emphasis Signaling

Pallavi Dedge
SCOE Pune

S.C. Badwaik
SCOE, Pune

ABSTRACT
This work describes a differential current-mode bus architecture based on driver pre-emphasis for on-chip global interconnects that achieves high-data rates while reducing bus power dissipation and improving signal delay latency. The 16-b bus core fabricated in 0.25-μ m complementary metal–oxide–semi-conductor (CMOS) technology attains an aggregate signaling data rate of 64 Gb/s over 5–10-mm-long lossy interconnects. With a supply of 2.5 V, 25.5–48.7-mW power dissipation.

Keywords
interconnect, power dissipation, delay, crosstalk, noise

1. DRIVER PRE EMPHASIS CIRCUIT
What is pre emphasis?
In processing electronic audio signals, pre-emphasis refers to a system process designed to increase (within a frequency band) the magnitude of some (usually higher) frequencies with respect to the magnitude of other (usually lower) frequencies in order to improve the overall signal-to-noise ratio by minimizing the adverse effects of such phenomena as attenuation distortion or saturation of recording media in subsequent parts of the system. That is the mirror of the de emphasis. The whole system is called emphasis. The frequency curve is decided by special time constants. The cutoff frequency can be calculated from that value. Pre-emphasis is commonly used in telecommunications, digital audio recording, record cutting, in FM broadcasting transmissions, and in displaying the spectrograms of speech signals. An example of this is the RIAA equalization curve on 33 RPM and 45 RPM vinyl records. In high-speed digital transmission, pre-emphasis is used to improve signal quality at the output of a data transmission. In transmitting signals at high data rates, the transmission medium may introduce distortions, so pre-emphasis is used to distort the transmitted signal to correct for this distortion. When done properly this produces a received signal which more closely resembles the original or desired signal, allowing the use of higher frequencies or producing fewer bit errors.

2. TRANSMITTER EQUALIZATION (DRIVER PRE-EMPHASIS)
Equalization techniques improve interconnect channel bandwidth and reduce delay latency by compensating for the high-frequency component loss in a low-pass channel. An equalizer compensates the channel high-frequency loss by either emphasizing high-frequency signal components or de-emphasizing low-frequency components to transmit an equalized signal to the receiver (Figureure 1). Equalization techniques were traditionally limited in off-chip applications because on-chip signals were more controllable than off-chip signals. Therefore, it was not necessary to consume the extra power and area overhead and extra delay latency associated with equalization for on-chip applications. As technology scaling keeps producing faster logic but slower global interconnects, a high performance VLSI design is reaching the point where on-chip signal bit error rate (BER) must be considered. Off-chip communication techniques are required for on-chip communication to accommodate this trend. Two main equalization architectures, Feed Forward Equalization (FFE) and Decision Feedback Equalization (DFE). DFE is only used at the receiver side equalization at the driver side is easier to implement for non-variant channels like on-chip interconnects, an FFE driver pre-emphasis architecture shown in Figureure 1 is used in this work. It has only one tap on the equalization path to reduce power overhead and its output can be either single-ended or differential.

Figure 1. Driver Pre Emphasis Circuit

3. SIMULATION RESULT
Figure 2 shows the simulation results of the waveforms at the driver output and receiver input. An equalized signal is achieved at the receiver input. The illustrative timing diagram is shown in Figureure 3. Pre-emphasis is determined by every previous-sent-bit. Data sequence does not need to be pipelined or delayed before appearing at the driver output. Therefore, it does not introduce any extra clock-period of latency into the timing. All consecutive “1”s or “0”s are attenuated by one threshold voltage.
TABLE 1: IMPLEMENTATION SUMMARY [9].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Difference</th>
<th>Power Consumption</th>
<th>Timing Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input clock</td>
<td>PRBS output</td>
<td>10 ns[*]</td>
<td>PRBS output[2]</td>
</tr>
<tr>
<td>Signal swing</td>
<td>75mv</td>
<td>100mv</td>
<td></td>
</tr>
<tr>
<td>Targeted data rate</td>
<td>2Gb/s</td>
<td>2Gb/s</td>
<td></td>
</tr>
<tr>
<td>Static current</td>
<td>2.00ma</td>
<td>1.6ma</td>
<td></td>
</tr>
</tbody>
</table>

Note: * Indicate results of project work which is simulated & verified in microwind & dsch

Table 2. Input For Pre Emphasis Circuit

4. EYE DIAGRAM

What is an eye diagram?

In telecommunication, an eye pattern, also known as an eye diagram, is an oscilloscope display in which a digital data signal from a receiver is repetitively sampled and applied to the vertical input, while the data rate is used to trigger the horizontal sweep. It is so called because, for several types of coding, the pattern looks like a series of eyes between a pair of rails. Several system performance measures can be derived by analyzing the display. If the signals are too long, too short, poorly synchronized with the system clock, too high, too low, too noisy, or too slow to change, or have too much undershoot or overshoot, this can be observed from the eye diagram. An open eye pattern corresponds to minimal signal distortion. Distortion of the signal waveform due to inter symbol interference and noise appears as closure of the eye pattern.

![Eye Diagram](image)

5. SENSE AMPLIFIER

A flip flop sense amplifier is used for the receiver. The Vdd/2 bias helps build a large (Vgs-Vth) value on both inputs of the differential sense amplifier to make it less sensitive to transistor mismatch. Special considerations in layout, large input transistors and dummy cells, are used to compensate input offset. Here guideline from United State Patent (number:7557630,b2,7 july 2009) Name: sense amplifier based flip flop for reducing output delay and method thereof[20].

(V0) at Dout and “0” to “1” or “1” to “0” transition are emphasized. The signal swing attenuation reduces power consumption and the overdrive increases signaling speed by providing a larger signal than required at the receiver input. Both the attenuation and overdrive are the by-products of driver pre-emphasis, which de-emphasizes the low frequency component of signal to reduce inter-symbol interference (ISI) and improve bandwidth.
6. WORKING
The SAFF consists of the SA in the first stage and the slave set-reset (SR) latch in the second stage as shown in Figure 4. Thus SAFF is a flip-flop where the SA stage provides a negative pulse on one of the inputs to the slave latch: or (but not both), depending whether the output is to be set or reset. It senses the true and complementary differential inputs. The SA stage produces monotonic transitions from one to zero logic level on one of the outputs, following the leading clock edge. Any subsequent change of the data during the active clock interval will not affect the output of the SA. The SR latch captures the transition and holds the state until the next leading edge of the clock arrives. After the clock returns to inactive state, both outputs of the SA stage assume logic one value. Therefore, the whole structure acts as a flip-flop.

6.1 Review of the Pulse-Generating stage Operation
When is low, nodes labeled and are pre charged through small and p MOS transistors, Figure 4. The lower limit on the size of these transistors is determined by their capability to pre charge the nodes in one half of the cycle. The high state of and keeps on, charging their sources up to because there is no path to ground due to the off state of the clocked transistor. Since either or is on, the common node of and is also pre charged. Therefore, prior to the leading clock edge, all the capacitances in the differential tree are pre charged. The SA stage is triggered on the leading edge of the clock. If is high, node is discharged through the path turning off and on. If is high, node is discharged through the path turning off and on. After this initial change, further changes of data inputs will not affect the state of the and nodes. The inputs are decoupled from the outputs of the SA forming the base for the flip-flop operation of the circuit. The output of the SA, which is forced low at the leading edge of the clock, becomes floating low if the data changes during the high clock pulse. The additional transistor allows static operation, providing a path to ground even after the data is changed. This prevents the potential charging of the low output of the SA stage, due to the leakage currents. Those currents cannot be neglected in low-power designs where the is lowered, performance affected by the scaling of the supply voltage. However, the additional transistor forces the whole differential tree to be pre charged and discharged in every clock cycle, independent of the state of the data after the leading edge of the clock. The additional transistor is minimized, to prevent a significant increase in delay of the SA stage, due to the simultaneous discharging of both the direct path capacitive load and the load of the opposite branch. This flip-flop has differential inputs and is suitable for use with differential and reduced swing logic. It uses single-phase clock, and has small clock load. Its first stage assures accurate timing, due to its SA topology, which is very important at high operating frequencies.

6.2 Symmetric Slave Latch
The SR latch of the SAFF, shown in Figure 4 operates as follows: Input S bar is a set input and R bar is a reset input. The low level at both S bar and R bar node is not permitted and that is guaranteed by the SA stage. The low level at S bar sets the output Q to high, which in turn forces Q bar low. Conversely, the low level at R bar sets the Q bar high, which in turn forces Q to low. Therefore, one of the output signals will always be delayed with respect to the other. The rising edge always occurs first, after one gate delay, and the falling edge occurs after two gate delays. Additionally, the delay of the true Q output, depends on the load on the complementary output Q, and vice versa. This limits the performance of the SAFF.

7. SIMULATION RESULT FOR SENSE AMPLIFIER

Figure 4 Sense Amplifier

Figure 5 Simulation Result for Sense Amplifier

8. TEST BENCH FOR SENSE AMPLIFIER
By observing the differences in outputs between the pairs of flip-flops, the unknown values of inverter delays and sums of setup time, delays can be measured. At cycle times which are long enough for both flip-flops to successfully capture the data, the output waveforms at two flip-flops following the
chains that differ in one inversion are out of phase as expected from Figure. 6, and shown in Figure. 7

9. SIMULATION RESULT FOR TEST BENCH OF SENSE AMPLIFIER

As the clock frequency increases, the flip-flop that follows the longer inverter chain fails to capture the data due to setup violation, as observed in Figure. 7. With further shortening of the clock cycle the signal propagating through the longer inverter chain does not arrive in time, however, the flip-flop will at some point start to successfully capture the previous value of the signal. The capturing of that previous signal value by the flip-flop will be stabilized only after the signal arrives after the hold-time window of the flip-flop, thus avoiding the hold-time violation. Capturing of the previous value of the data produces the same waveform as the output of the flip-flop receiving inverter chain path containing one inversion less, as shown in Figure. 7.

10. TEST BENCH FOR SENSE AMPLIFIER WITH LOAD INVERTER & CAPACITOR

Simulated and measured data is summarized in Table 3. The measured results show a very good agreement with the simulation, which testifies not only to the accuracy of the post-layout simulation but a validity of described method for measuring flip-flop parameters as well. The accuracy of our measurement lies within 30 ps in both and directions. In order to measure the flip-flop performance, a simple test structure was implemented on the test chip shown in Figure 8. The minimum delay between the latest point of data arrival and output transition is measured indirectly, using the structure from Figure 6. Several chains of inverters as depicted in Figure 8 were implemented. The measurement results were averaged over a set of sample chips obtained from the test run. The test chip contained a time-base generator, which allowed wide variation of clock frequency. The clock frequency was raised until one of the flip-flops receiving signal from a chain of inverters failed. The time period corresponding to the failing clock frequency was calculated and entered into a set of equations describing the timing relationship between the flip-flop parameters and the signal delay.

11. SIMULATION RESULT FOR TEST BENCH OF SENSE AMPLIFIER WITH LOAD INVERTOR & CAPACITOR:

12. PRBS

On-chip pseudo-random bit sequence (PRBS) generator implemented based on an 8-bit data generator structure. Semi-dynamic flip-flop (SDFF) is chosen for the data generator to
take advantage of its negative setup time. Pseudo random binary sequence is essentially a random sequence of binary numbers. So PRBS generator is nothing but random binary number generator. It is ‘random’ in a sense that the value of an element of the sequence is independent of the values of any of the other elements. It is ‘pseudo’ because it is deterministic and after N elements it starts to repeat itself, unlike real random sequences. The implementation of PRBS generator is based on the linear feedback shift register (LFSR). The PRBS generator produces a predefined sequence of 1’s and 0’s, with 1 and 0 occurring with the same probability. A sequence of consecutive \( n(2^n - 1) \) bits comprise one data pattern, and this pattern will repeat itself over time. In this project, the entire design of the PRBS generator was implemented using DSCH and the simulation were done and tested on the MICROWIND simulator.

13. SIMULATION RESULT FOR PRBS

On-chip pseudo-random bit sequence (PRBS) generator implemented based on an 8-bit data generator structure as shown above. Characteristics Of Output Stream: By definition, the period of an LFSR is the length of the output stream before it repeats. Besides being non-repetitive, a period of a maximal length stream has other features that are characteristic of random streams.

13.1 Sums of Ones and Zeroes.
In one period of a maximal length stream, the sum of all ones will be one greater than the sum of all zeroes. In a random stream, the difference between the two sums will tend to grow progressively smaller in proportion to the length of the stream as the stream gets longer. In an infinite random stream, the sums will be equal.

13.2 Runs of Ones and Zeroes.
A run is a pattern of equal values in the bit stream. A bit stream like 10110100 has six runs of the following lengths in order: 1, 1, 2, 1, 1, 2.

One period of an n-bit LFSR with a maximal length tap sequence will have \( 2(n-1) \) runs (e.g., a 5 bit device yields 16 runs in one period). 1/2 the runs will be one bit long, 1/4 the runs will be 2 bits long, 1/8 the runs will be 3 bits long, etc., up to a single run of zeroes that is n-1 bits long and a single run of ones that is n bits long. A random stream of sufficient length shows similar behavior statistically.

13.3 Shifted Stream.
Take the stream of bits in one period of an LFSR with a maximal length tap sequence and circularly shift it any number of bits less than the total length. Do a bitwise XOR with the original stream.

A random stream also shows this behavior. One characteristic of the LFSR output not shared with a random stream is that the LFSR stream is deterministic. Given knowledge of the present state of the LFSR, the next state can always be predicted.
14. PRBS+PREEMPHASIS+SENSE

Figure 13: Prbs+Preemphasis+Sense

The output of the prbs+preemphasis circuit+sense amplifier is shown in above Figure 13.

The clock load of a typical static DFF is already equal to four minimum size inverters and a dynamic flip-flop with more clock load has to be used at the high speed. A 127-bit Pseudo-Random Binary Sequence (PRBS) input. The measurement results at the receiver input are shown in Figure 13, simple interconnect with no repeater (left), interconnect with one repeater (middle), and interconnect with driver pre-emphasis (right). A data pattern is used for the waveform measurement to show inter-symbol interference (ISI) and the PRBS input is used for the eye diagram measurement. At 2Gb/s, the simple interconnect has severe ISI, resulting in eye closure. The interconnect containing repeater reduces ISI by boosting the whole signal, while the interconnect using driver pre-emphasis does this by attenuating the low-frequency signal components. Both approaches increase bandwidth, but driver pre-emphasis saves power. An interconnect delay latency of 720ps is measured and matches the simulation results.

15. SIMULATION RESULT FOR PRBS+PRE+SA

Figure 14 Simulation Result For Prbs+Pre+Sa:

To transmit 2Gb/s signal on the previous analyzed interconnect, a driver pre-emphasis circuit is designed based on the architecture proposed in Figure 14.

16. Pre Emphasis Output (Driver Side)

Driver side output is shown in above Figure 15 Current-mode signaling can be used to provide higher interconnect bandwidth. For the current-sensing circuit architecture shown in Figure 15 a static current path always exists between the driver and receiver stages even if there is no data activity on the interconnect. To compensate for this static current, we propose to use a pair of differential interconnects with a bridge resistor termination R signaling. The current return path is well-defined in a differential structure and it reduces the impact of inductive effects. Besides, the combination of driver pre-emphasis, current-mode sensing, and differential signaling increase interconnect channel bandwidth and allow for narrow and resistive interconnects. It therefore dominates inductive effects.

Figure 15: Pre Emphasis Output (Driver Side)

17. Simulation Result for Driver Side Output

Figure 16 Simulation Result For Driver Side Output:

Both the attenuation and overdrive are the by-products of driver pre-emphasis, which de-emphasizes the low frequency component of signal to reduce inter-symbol interference (ISI) and improve bandwidth.
18. COMPLETE DESIGN OF 32GB/S

![Figure:17 Complete Design Of 64Gb/s (future work)](image1)

![Figure 18 simulation output of the 64gb/s.](image2)

![Figure 19: voltage vs time for 64gb/s circuit](image3)

Figure 17: Complete Design Of 64Gb/s (future work)

Figure 18: Simulation output of the 64Gb/s.

Figure 19: Voltage vs time for 64Gb/s circuit

The signal swing on the bridge resistor is limited by the sensibility of the sense-amplifier receiver. The driver size is decided by the targeted data rate, the static current overhead, 2Gb/s and 1.6mA in this case.

19. CONCLUSION

Delay, power, area, and noise are all important performance metrics in on-chip signaling methodologies. This project explored and applied communication and circuit techniques to on-chip signaling while achieving various design tradeoffs. Similar to the optimization of SRAM designs, delay and power performances there were also improved by trading off signal swing and noise margin, while a degradation of these metrics was allowable within a confined domain of global busses where noise levels were tightly controlled by circuit techniques and bus structures.

20. FUTURE SCOPE:

Here we are using the pre emphasis signaling with 2Gb/s signaling capacity. But the actual capacity of pre emphasis signaling is up to 7 Gb/s. By using this parameter we can redesign for the 64 Gb/s bus.

21. REFERENCE


