Analysis and Predictability of Page Replacement Techniques towards Optimized Performance

Debabrata Swain  
Dept. of CSE  
SPCOE  
Pune, India

Bancha Nidhi Dash  
Dept. of CSE  
SPCOE  
Pune, India

Debendra O Shamkuwar  
Dept. of CSE  
SPCOE  
Pune, India

Debabala Swain  
Dept. of CSE  
CUTM  
Bhubaneswar, India

ABSTRACT
Caching is a fundamental technique commonly employed to hide the latency gap between memory and the CPU by exploiting locality in memory accesses. On today’s architectures a cache miss may cost several hundred CPU cycles [1]. In a two-level memory hierarchy, a cache performs faster than auxiliary storage, but is more expensive. Cost concerns thus usually limit cache size to a fraction of the auxiliary memory’s size. This paper represents a comparative predictability about some of the traditional and new replacement techniques in contrast with OPTIMAL replacement technique.

General Terms  
Computer Architecture, Performance Evaluation of Computer Systems

Keywords  
Memory Management, Cache Performance, Replacement Policy, Hit Ratio Analysis.

1. INTRODUCTION
Page replacement is an important component of a modern operating system. When a page containing a desired datum or instruction is searched in translation look aside buffers or page tables and found missing from main memory, a page fault is said to occur. As the size of main memory is limited and is much smaller than the size of permanent storage, the role of page replacement is to identify the best page to evict from main memory as a result of a page fault and replace it by the a new page from disk that contains the requested datum or instruction. The problem is very similar to the block replacement in cache memories except that the page replacement is more critical as page transfers from disk to memory are orders of magnitudes slower than block transfers from main memory to the cache memory [25]. Many page replacement algorithms are derived and tested. Some of them include First-In-First-Out (FIFO), Least Recently Used (LRU), Least Recently Used with K references (LRU-K), Random, Clock with Adaptive Replacement (CAR), Adaptive Replacement Cache (ARC) and at last the most efficient rather impractical Optimal algorithm. Good replacement can reduce the page fault cost resulting in higher performance, since the more page faults the operating system encounters, the more resources are wasted on paging in/out instead of doing useful work, resulting ultimately in serious thrashing problems.

In this paper, we present the relative competitive analysis for a large class of replacement policies, including LRU-K, FIFO, RANDOM, ARC, CAR and OPTIMAL. Relative competitive ratios bound the performance of one policy relative to the performance of another policy. These performance relations allow us to use cache-performance predictions.

2. BACKGROUND
Caching is a mature technique that has been widely applied in many computer science areas. Operating Systems and Databases are two most important ones. Currently, the World Wide Web is becoming another popular application area of caching. Caches are very fast but small memories that store a subset of the main memory’s contents to bridge the performance difference between main memory and the processor. To reduce traffic and management overhead, the main memory is logically partitioned into a memory blocks B of size b bytes. Memory blocks are cached as a whole in cache lines of equal size. When accessing a memory block one has to determine whether the memory block is stored in the cache (cache hit) or not (cache miss). To enable an efficient look-up, each memory block can be stored in a small number of cache blocks. For this purpose, caches are partitioned into equally-sized cache sets. The size of a cache set is called the associativity k of the cache. Since the number of memory blocks that map to a set is usually far greater than the associativity of the cache, a so-called replacement policy must decide which memory block to replace upon a cache miss. To facilitate useful replacement decisions a number of status bits is maintained that store information about previous accesses. We only consider replacement policies that have independent status bits per cache set. Almost all known policies comply with this [1].

3. REPLACEMENT ALGORITHMS
Let us briefly explain the fundamental and commonly used replacement policies under investigation in the course of the paper:

- The LRU (Least Recently Used) algorithm is based on the observation that pages that have been heavily used in the last few instructions will probably be heavily used again in the next few. Conversely, pages that have not been used for ages will probably remain unused for a long time. This idea suggests a realizable algorithm: when a page fault occurs, throw out the page that has been unused for the longest time. LRU is used in the INTEL PENTIUM I and the MIPS 24K/34K.

- The algorithm LRU has many disadvantages [8, 11]:
  1. On every hit to a cache page it must be moved to the most recently used (MRU) position. In an asynchronous computing environment where multiple threads may be trying to move pages to the MRU position, the MRU position is protected by
a lock to ensure consistency and correctness. This lock typically leads to a great amount of contention, since all cache hits are serialized behind this lock. Such contention is often unacceptable in high performance and high throughput environments such as virtual memory, databases, file systems, and storage controllers.

2. In a virtual memory setting, the overhead of moving a page to the MRU position—on every page hit—is unacceptable [24].

3. While LRU captures the “recency” features of a workload, it does not capture and exploit the “frequency” features of a workload [23, p. 282]. More generally, if some pages are often requested, but the temporal distance between consecutive requests is larger than the cache size, then LRU cannot take advantage of such pages with “long-term utility”.

4. LRU can be easily polluted by a scan, that is, by a sequence of one-time use only page requests leading to lower performance.

**LRU-K** (Least Recently Used with K references): The basic idea of LRU-K is to keep track of the times of the last K references to popular database pages, using this information to statistically estimate the interarrival times of references on a page by page basis [26].

The LRU-K algorithm is based on the following data structures: HIST(p) denotes the history control block of page p; it contains the times of the K most recent references to page p, discounting correlated references: HIST(p,1) denotes the time of last reference, HIST(p,2) the time of the second to the last reference, etc. LAST(p) denotes the time of the most recent reference to page p, regardless of whether this is a correlated reference or not. These two data structures are maintained for all pages with a Backward K-distance that is smaller than the Retained Information Period. An asynchronous demon process should purge history control blocks that are no longer justified under the retained information criterion. [6, 26]

**Random Replacement** (RR): It is used to randomly select a candidate item and discard it to make space when necessary. This algorithm does not require keeping any information about the access history. For its simplicity, it has been used in ARM processors [27]. It admits efficient stochastic simulation.

Random replacement algorithm replaces a random page in memory. This eliminates the overhead cost of tracking page references. Usually it fares better than FIFO, and for looping memory references it is better than LRU, although generally LRU performs better in practice. OS/390 uses global LRU approximation and falls back to random replacement when LRU performance degenerates, and the Intel i860 processor used a random replacement policy.

**LFU** (Least Frequently Used) is a frequency-based policy, in which the page with low frequency will be replaced first. It works badly because different parts of memory have different time–variant patterns. The LFU policy has several drawbacks: it requires logarithmic implementation complexity in cache size, pays almost no attention to recent history, and does not adapt well to changing access patterns since it accumulates stale pages with high frequency counts that may no longer be useful [1–8].

In **FIFO** (First-In-First-Out) the operating system maintains a list of all pages currently in memory, with the page at the head of the list the oldest one and the page at the tail the most recent arrival. On a page fault, the page at the head is removed and the new page added to the tail of the list may be a good example which has very simple implementation, but gets into problem when the size of physical memory is big. The problem with FIFO is that it ignores the usage pattern of the program [1]. FIFO is used in the INTEL XSCALE, ARM9 and ARM11.

**ARC** (Adaptive Replacement Cache) combines the LRU and LFU solutions and dynamically adjusts between them. ARC like LRU is easy to implement and has low overhead on systems [9]. LRU captures only recency and not frequency, and can be easily “polluted” by a scan. A scan is a sequence of one-time use only page requests, and leads to lower performance.

ARC overcomes these two downfalls by using four doubly linked lists. Lists T1 and T2 are what is actually in the cache at any given time, while B1 and B2 act as a second level. B1 and B2 contain the pages that have been thrown out of T1 and T2 respectively. The total number of pages therefore needed to implement these lists is 2*C, where C is the number of pages in the cache. T2 and B2 contain only pages that have been used more than once. The lists both use LRU replacement, in which the page removed from T2 is placed into B2. T1 and B1 work similarly together, except where there is a hit in T1 or B1 the page is moved to T2. The part that makes this policy very adaptive is the sizes of the lists change. List T1 size and T2 size always add up to the total number of pages in the cache. However, if there is a hit in B1, also known as a Phantom Hit (i.e. not real hit in cache), it increases the size of T1 by one and decreases the size of T2 by one. In the other direction, a hit in B2 (Phantom Hit) will increase the size of T2 by one and decrease the size of T1 by one. This allows the cache to adapt to have either more recency or more frequency depending on the workload [9].

The CAR (Clock with Adaptive Replacement) combines the LRU and LFU solutions and dynamically adjusts between them. CAR like LRU is easy to implement and has low overhead on system. CAR only overcomes the first downfall, the second still has a presence. CAR uses two clocks instead of lists; a clock is a circular buffer. The two circular buffers are similar in nature to T1 and T2, and it contains a B1 and B2 as well. The main difference is that each page in T1 and T2 contains a reference bit. When a hit occurs this reference bit is set on. T1 and T2 still vary in size the same way they do in ARC (i.e. Phantom Hits cause these changes). When the cache is full the corresponding clock begins reading around itself (i.e. the buffer) and replaces the first page whose reference bit is zero. It also sets the reference bits back to zero if they are currently set to one. The clock will continue to travel around until it finds a page with reference bit equal to zero to replace [11].
The OPTIMAL page replacement algorithm is easy to describe. When memory is full, you always evict a page that will be unreferenced for the longest time [28]. This scheme, of course, is possible to implement only in the second identical run, by recording page usage on the first run. But generally the operating system does not know which pages will be used, especially in applications receiving external input. The content and the exact time of the input may greatly change the order and timing in which the pages are accessed. But nevertheless it gives us a reference point for comparing practical page replacement algorithms. This algorithm is often called OPT or MIN.

Table-1 Qualitative Analysis of different Cache Techniques

<table>
<thead>
<tr>
<th>ALGORITHM</th>
<th>PERFORMANCE CHARACTERISTICS</th>
<th>OVERHEAD COST</th>
</tr>
</thead>
<tbody>
<tr>
<td>LRU, LRU-K</td>
<td>Easy to Implement</td>
<td>High</td>
</tr>
<tr>
<td>LFU</td>
<td>Easy to Implement</td>
<td>High</td>
</tr>
<tr>
<td>FIFO</td>
<td>May throw important pages</td>
<td>Low</td>
</tr>
<tr>
<td>RANDOM</td>
<td>Efficient for stochastic simulations</td>
<td>Low</td>
</tr>
<tr>
<td>CAR</td>
<td>Complex</td>
<td>Fair</td>
</tr>
<tr>
<td>ARC</td>
<td>Complex</td>
<td>Low</td>
</tr>
<tr>
<td>OPTIMAL</td>
<td>Not implementable, can be used as a benchmark</td>
<td>Low</td>
</tr>
</tbody>
</table>

4. PERFORMANCE ANALYSIS

To evaluate our replacement algorithm experimentally, we simulated our policy and compared it with other policies like LRU-K, FIFO, RANDOM, ARC and CAR and finally OPTIMAL. The simulator program was designed to run some real time programs and implement different replacement policies with different cache sizes. The obtained hit ratio depends on the replacement algorithm, cache size and the locality of reference for cache requests. Modular design of simulator program allows easy simulation and optimization of the new algorithm.

4.1 Input traces

Our address trace is simply a list of thousands of memory addresses produced by a real program running on a processor. Generally address traces would include both instruction fetch and data fetch (load and store), but we are simulating only a data cache, so these traces only have data addresses. The mapping scheme is considered and set to set associative mapping. According to traces that have been used, we considered 8 cache sizes and ran the simulation program to test the performance of different replacement policies like LRU-K, FIFO, RANDOM, ARC and CAR and finally OPTIMAL.

The simulator program is designed to run some traces of load instructions executed for some real programs and implement different replacement policies with different cache sizes. The obtained hit ratio depends on the replacement algorithm, cache size and the locality of reference for cache requests.

4.2 Simulation Results

We executed simulation program for all 8 different cache sizes and compared it with LRU-K, FIFO, RANDOM, ARC and OPTIMAL algorithms which is taken as a benchmark and all other are predicted relative to this. As it is indicated in Table 2, we can see the accurate hit ratio of all tested policies. Hit Ratio can be calculated as follows:

\[
\text{Hit Ratio} = \frac{\text{Total No of Hit Counts}}{\text{Total No of Reference Counts}}
\]

The average hit ratio of LRU-K is 61.22%. FIFO is 60.43, CAR is 62.42%, ARC is 70.13% and finally OPTIMAL is 71.24%. So in average the ARC policy works much parallel to OPTIMAL, and better than all other algorithms. If we will consider the individual algorithm then the result shows that the maximum hit ratio is 75.42% from CAR is attained for the cache size of 210 and also the minimum hit ratio is 40.24% at cache size 30 for CAR algorithm. Here we have simulated the LRU-K algorithm with last 100 references (k=100) and it is concluded that it works much better than LRU algorithm. The result shows that when the cache size relatively increases then hit ratio grows linearly. It can be easily verified that both the hybrid algorithms CAR and ARC performs better than the primitive algorithms. Even if we consider the average hit ratio performance of the algorithms then it shows that OPTIMAL is having the AHR (Average Hit Ratio) of 71.25% and ARC is very much nearer to this with 70.13%. FIFO is having the lowest AHR of 60.43%. It can be easily identified from figure-2.

Table 2. A Comparison between hit ratios of different algorithms for 8 different frame sizes.

<table>
<thead>
<tr>
<th>Cache Size</th>
<th>FIFO</th>
<th>LRU-K</th>
<th>RANDOM</th>
<th>CAR</th>
<th>ARC</th>
<th>OPTIMAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>40.93</td>
<td>41.82</td>
<td>41.33</td>
<td>40.24</td>
<td>60.36</td>
<td>57.09</td>
</tr>
<tr>
<td>60</td>
<td>49.26</td>
<td>48.86</td>
<td>50.05</td>
<td>49.65</td>
<td>69.18</td>
<td>66.2</td>
</tr>
<tr>
<td>90</td>
<td>57.48</td>
<td>56.69</td>
<td>58.67</td>
<td>59.27</td>
<td>69.97</td>
<td>71.46</td>
</tr>
<tr>
<td>120</td>
<td>62.14</td>
<td>64.62</td>
<td>66.5</td>
<td>66.2</td>
<td>71.75</td>
<td>74.43</td>
</tr>
<tr>
<td>150</td>
<td>66.3</td>
<td>67.29</td>
<td>71.06</td>
<td>70.96</td>
<td>72.94</td>
<td>76.51</td>
</tr>
<tr>
<td>180</td>
<td>72.84</td>
<td>73.84</td>
<td>74.03</td>
<td>75.22</td>
<td>73.14</td>
<td>76.51</td>
</tr>
<tr>
<td>210</td>
<td>74.03</td>
<td>75.42</td>
<td>75.92</td>
<td>75.42</td>
<td>73.54</td>
<td>76.51</td>
</tr>
</tbody>
</table>
5. CONCLUSION
In this paper we have discussed various famous cache replacement policies like LRU-K, FIFO, RANDOM, ARC, CAR and OPTIMAL, then simulated and compared them to evaluate their efficiency. It makes easier to choose a specific policy for a specific set of memory reference. It also explains the variant characteristics of different algorithms, which helps us to characterize their behavior and development of new cache techniques in future development.

We have developed the tool for data cache access still preparing for instruction cache. These algorithms can also be simulated with other benchmark traces with different applications and then the overall results can be analyzed. We also expect from the readers for the development of some new hybrid algorithms like CAR and ARC which can perform better than the traditional algorithms.

6. REFERENCES


[25] Development of a Virtual Memory Simulator to Analyze the Goodness of Page Replacement Algorithms Fadi N., Sibai, Maria Ma, David A. Lill

[26] The LRU-K Page Replacement Algorithm For Database Disk Buffering Elizabeth J. O’Neil 1, Patrick E. O’Neill, Gerhard Weikum SIGMOD 15193 A’Vaahin-ton, DC,USA @1993ACM.
