Parallel Implementation of Shape based Image Retrieval Approach on CUDA in Compressed Domain

ABSTRACT
Fast and accurate algorithms are necessary for Content based image retrieval (CBIR) systems to perform operations on compressed images databases such as jpeg or through compressive sensing. Feature extraction and feature matching are two important steps in any CBIR system. Wrong matching may affect the accuracy rate of CBIR systems. The matching of query image which is in uncompressed form to image in database which is in compressed form is very challenging. However, existing algorithms suffer from a flawed tradeoff between accuracy and speed. In this research work, shape based image retrieval is carried out using modified standard DCT approach and parallelized it on Graphics Processing Unit (GPU). The main goal of this research work is to make CBIR faster for processing a large number of images database using parallel implementation of algorithms on GPU. GPUs are emerging as powerful parallel systems at a cheaper cost. Our work employs extensive usage of highly multithreaded architecture and shared memory of multi-cored GPU. An efficient use of shared memory is required to optimize parallel reduction in Compute Unified Device Architecture (CUDA). Experimental results show that our method can achieve a speedup of about 15x over the serial implementation when running on a GPU named GeForce 9500 GT having 32 cores. Shape based retrieval method of CBIR is also evaluated using Recall, Precision, F-measure, True Negative rate, and Accuracy evaluation measures

General Terms
Content Based Image Retrieval; DCT; Shape; Parallel Computing.

Keywords
Shape based Image Retrieval; Parallelization; GPU; CUDA

1. INTRODUCTION
Research on CBIR systems is very difficult due to its challenging properties. CBIR research came into existence because of visual feature like shape of the objects in image can be analyzed and the traditional methods [1-5] of image indexing have proven to be insufficient, laborious, and extremely time consuming. These old methods of image indexing, ranging from storing an image in the database and associating it with a keyword or number, to associating it with a categorized description, have become obsolete. In CBIR, each image that is stored in the database has its features extracted and compared to the features of the query image. It involves two steps: first is feature extraction to extract features for comparing entities. Second is feature matching to match extracted features to get similar content image.

The whole process of CBIR can be done with two type of image database first, uncompressed image database and second, compressed image database. The former one is traditional method [1-5] and consumes a lot of time because of limitation in space or memory available to store thousands of images. So the research migrated towards compressed image [6-7] database but it also has some shortcoming too like first decompress the image in database and then feature extraction and matching part of CBIR is applied which is expensive in terms of time consumption. This problem gives birth to new approach of comparing the compressed images [8-15] in database directly without decompressing it with the query uncompressed/compressed image. In this work, we modified the traditional shape based retrieval method to extract feature from compressed database images of JPEG format [16-17] and parallelized it to make faster using CUDA.

Graphical Processing Units (GPUs) have been proved its importance in terms of performance as hardware for computer graphics [8]. Many researchers have already been applied GPUs to implement many algorithms in various areas such as image processing, computational geometry, and scientific computation, as well as computer graphics [19-24]. GPUs play important role to speedup processing of database images matching algorithms because it has more inbuilt execution cores. The parallel implementation of image analysis algorithms using GPU encounters two problems. First, the programmer should master of the fundamentals of GPU and CUDA [25]. CUDA platform is used to implement the parallel implementation of algorithms. Second, in a job it needs much process cooperation between CPU and GPU. Parallel implementations on GPUs have been applied to various numerical problems [26-29] to reduce the computation time without sacrificing the degree of accuracy. Fast CBIR is one of the important problems in the field of computer vision. The decompression of images and their high computation cost are the main drawbacks of slow
implementations of uncompressed CBIR systems. Computational cost reduction approaches of CBIR were proposed in [30] by Emmanuel at al. recently.

In the following sections, we present a detailed description of the proposed methodology as well as experimental results that demonstrate the efficiency of the proposed methodology.

2. INTRODUCTION TO nVIDIA CUDA ARCHITECTURE

nVIDIA® CUDA™ is a general purpose parallel computing architecture introduced by NVIDIA. It includes the CUDA Instruction Set Architecture (ISA) and the parallel compute engine in the GPU. C language is used to code to the CUDA architecture. One of the most widely used high-level programming languages, which can then be run with great performance on a CUDA enabled processor [31]. CUDA-enabled GPUs have hundreds of cores that can collectively run thousands of computing threads. Each core has shared resources, including registers and memory. The on-chip shared memory allows parallel tasks running on these cores to share data without sending it over the system memory bus [32].

A fundamental building block of CUDA programs is the CUDA kernel function. When launching a CUDA kernel function, a developer specifies how many copies of it to run. We call each of these copies a task. Because of the hardware support of the GPU, each of these tasks can be small, and the developer can queue hundreds of thousands of them for execution at once. These tasks are organized in a two-level hierarchy, block and grid. Small sets of tightly coupled tasks are grouped into blocks. In a given execution of a CUDA kernel function, all blocks contain the same number of tasks. The tasks in a block run concurrently and can easily communicate with each other, which enables useful optimizations such as those of the section “Shared Memory”. GPU’s hardware keeps multiple blocks in flight at once, with no guarantees about their relative execution order. As a result, synchronization between blocks is difficult. The set of all blocks run during the execution of a CUDA kernel function is called a grid.

The three key abstractions of CUDA are the thread hierarchy, shared memories and barrier synchronization, which render it as only an extension of C. All the GPU threads run the same code and, are very light weight and have a low creation overhead. A kernel can be executed by one dimensional or two dimensional grids of multiple equally-shaped thread blocks. A thread block is a 3, 2 or 1-dimensional group of threads as shown in Figure 1. Threads within a block can cooperate among themselves by sharing data through some shared memory and synchronizing their execution to coordinate memory accesses. Threads in different blocks cannot cooperate and each block can execute in any order relative to other blocks. The number of threads per block is therefore restricted by the limited memory resources of a processor core. In current GPUs, a thread block may contain up to 512 threads. The multiprocessor SIMT (Single Instruction Multiple Threads) unit creates, manages, schedules, and executes threads in groups of 32 parallel threads called warps.

![Fig. 1: Thread Hierarchy in CUDA](image_url)

3. PROPOSED METHODOLOGY

CBIR process consists of two distinct stages. In the first stage, a preliminary feature extraction part is performed that executes JPEG [16-17] method of finding DC/AC coefficients using DCT. This process leads to the isolation of DC and AC coefficients of the images. This sub-group contains the feature of the image. In the second stage, we perform feature matching process which results into the correct difference or distance of database image from the query image and displays top eight results according to their decreasing order of similarity.

3.1 Feature Extraction

Feature extraction is very important part of the shape based image retrieval process which extracts lines and overlap out of the images. The image as a whole is of no use due to the limitation of feature extraction or classification phases. So we need to extract each line out of the images for the use of feature extraction phase. In our approach we are using DCT method which gives DC and AC coefficients.

According to model [33] 5 AC coefficients that are $AC_{01}$, $AC_{10}$, $AC_{02}$, $AC_{20}$, and $AC_{11}$ can be used as the feature extractor and can be used as feature space for matching it with that of query image.

3.2 Feature Matching

In the feature matching part of the CBIR feature space are taken as an input from feature extraction part and been matched with the query image’s feature using Euclidean distance method (eq.1.)

$$E = 1/MN \sum_{i=1}^{M} \sum_{j=1}^{N} |x(m,n)|$$  \hspace{1cm} (1)
4. EVALUATION MEASURES

The method of shape based image retrieval is evaluated using the six evaluation measures: Precision, Recall, F-measure, True negative rate, (Negative Rate Metric) NRM and accuracy.

- Precision:
  \[ \text{Precision} = \frac{TP}{TP + FP} \]  
  (2)

- Recall:
  \[ \text{Recall} = \frac{TP}{TP + FN} \]  
  (3)

- F-Measure:
  \[ F - \text{Measure} = \frac{2 \times \text{Recall} \times \text{Precision}}{\text{Recall} + \text{Precision}} \]  
  (4)

- True Negative Rate:
  \[ \text{True Negative Rate} = \frac{TN}{TN + FP} \]  
  (5)

- Accuracy:
  \[ \text{Accuracy} = \frac{TP + TN}{TP + TN + FP + FN} \]  
  (6)

- NRM:
  \[ \text{NRM} = \frac{NR_{FN} + NR_{FP}}{2} \]  
  (7)

Where
- \[ NR_{FN} = \frac{FN}{FN + TP} \]
- \[ NR_{FP} = \frac{FP}{FP + TN} \]

5. IMPLEMENTATION

In this research work, the implementation of proposed approach is based on the two set of experiments. In the first set of experiment, proposed algorithm is implemented in C language and in second set; proposed algorithm is parallelized using CUDA. The following sections 5.1 and 5.2 dictate the detailed description of the sequential and parallel implementation of algorithm.

5.1 Sequential Implementation

The following pseudo codes (algorithm 1) outline the structure of algorithm for different parts.

**Algorithm 1: Approach for Feature extraction**

1) Retrieve the 5 AC coefficients of each block and save it in a matrix.
2) While each block is converted
3) Analyze the AC coefficients of a block and convert it to corresponding binary form.
4) End while
5) Combine all the binary blocks.
6) Traverse 8-connected way to get boundary and holes.
7) Arrange the retrieved blocks and holes in decreasing order of their dimension.
8) Discard blocks with dimension less than threshold (in our case it is 500x1)
9) Give the array as the feature space.

The following pseudo codes (algorithm 2) outline the structure of algorithm for Feature matching of the query and database image.

**Algorithm 2: Approach for Feature Matching**

1) Select energy set of query image.
2) Select one energy set of image in database.
3) Euclidean distance (eq. 1) and save it in Euclidean vector.
4) If more image in database
   Goto step 2
Else
   Goto step 4
5) Arrange Euclidean vector in decreasing order of its magnitude.

5.2 Parallel Implementation

In CUDA, it is assumed that both host and device maintain their own DRAM. Host memory is allocated using malloc and device memory is allocated using cudaMalloc. CUDA threads are assigned a unique thread ID that identifies its location within the thread, block and grid. This provides a natural way to invoke computation across the image, by using the thread IDs for addressing. The parallel implementation of algorithm of Feature Extraction is shown in the pseudo code (algorithm 3) shown below.
Algorithm 3: Parallel Implementation of Feature Extraction

1) Using 5 threads parallel retrieve the 5 AC coefficients of each block and save it in a matrix.
2) In matrix using 5 threads analyze the AC coefficients of a block and convert to binary form.
3) Combine all binary blocks.
4) Call get boundary function to compute boundary and holes parallel and pass 8 as argument.
5) Discard blocks with dimension less than 500 and arrange remaining in decreasing order.
6) Give the result array as feature space.

The following pseudo codes (algorithm 4) outline the structure of Feature Matching’s parallel algorithm for CBIR.

Algorithm 4: Parallel Implementation of Feature Matching

1) Select energy set of query image.
2) Select one energy set of image in database.
3) Parallely calculate Euclidean distance (eq. 1) and save it in Euclidean vector.
4) If more image in database Goto step 2
   Else Goto step 4
5) Arrange Euclidean vector in decreasing order of its magnitude.

6. HARDWARE SPECIFICATIONS

All the experiments are carried out using the hardware specifications of GPU: GeForce 9500 GT, 1 MB DDR2, No of Processors = 4, No of cores =32, RAM 1 GB, Frequency 1.35 GHz, DDR2 and CPU: Intel Core 2 Duo, 2.66 GHZ, No of cores available =2, No of thread=1, No of thread/core=1, Physical Memory =2 GB, DDR2

7. RESULTS AND DISCUSSION

For the testing of shape based retrieval approach of CBIR, we collected a data set of MRI, CT-scan and X-ray to form database of images in compressed format of JPEG. The results of shape based retrieval approach are shown in fig. 5 that demonstrates the efficiency of this approach. On the basis of visual observation, shape based retrieval method of CBIR manages to find images similar to query image in database but with a drawback of a lot of time consumption. To make faster the method, we parallelized it on CUDA and achieved an average speed up of 30x (approx) over the serial implementation when running on a GPU. The comparison of serial implementation over parallel is shown in table 1. Table 1 also shows that execution time depends on the image resolution.

Further, the performance of method is evaluated using Precision, Recall, F-measure, True Negative Rate, NRM and Accuracy measures, which show the effectiveness of method shown in table 2. Fig.4 shows the graph of execution time of GPU in seconds, fig3 shows that of CPU. Fig2 shows the speedup graph. Hence presented method proved that it works better than standard single thread based method and run faster on GPU.

Table 1: Comparison of execution time of CBIR on CPU over GPU

<table>
<thead>
<tr>
<th>Resolution (a X a)</th>
<th>Serial</th>
<th>Parallel</th>
<th>Speed-Up</th>
<th>Speed-Up Average</th>
</tr>
</thead>
<tbody>
<tr>
<td>512</td>
<td>5.342</td>
<td>0.348162</td>
<td>15.343424</td>
<td>14.903994</td>
</tr>
<tr>
<td>256</td>
<td>4.566</td>
<td>0.315668</td>
<td>14.64564</td>
<td>14.849887</td>
</tr>
<tr>
<td>512</td>
<td>4.998</td>
<td>0.309773</td>
<td>16.134353</td>
<td>14.937096</td>
</tr>
<tr>
<td>256</td>
<td>4.112</td>
<td>0.303123</td>
<td>13.56522</td>
<td>14.497349</td>
</tr>
<tr>
<td>512</td>
<td>5.123</td>
<td>0.338791</td>
<td>15.121415</td>
<td>15.210439</td>
</tr>
<tr>
<td>256</td>
<td>3.877</td>
<td>0.262713</td>
<td>14.757522</td>
<td>14.857275</td>
</tr>
<tr>
<td>512</td>
<td>5.121</td>
<td>0.327125</td>
<td>15.654545</td>
<td>15.425324</td>
</tr>
<tr>
<td>256</td>
<td>4.435</td>
<td>0.292999</td>
<td>15.136562</td>
<td>15.195756</td>
</tr>
<tr>
<td>512</td>
<td>4.787</td>
<td>0.303889</td>
<td>15.752427</td>
<td>15.567777</td>
</tr>
<tr>
<td>256</td>
<td>4.122</td>
<td>0.280872</td>
<td>14.675672</td>
<td>15.060586</td>
</tr>
</tbody>
</table>

Table 2: Evaluation Measures

<table>
<thead>
<tr>
<th>Image</th>
<th>Precision</th>
<th>Recall</th>
<th>F-Measure</th>
<th>TNR</th>
<th>NMR</th>
<th>Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>50</td>
<td>33.33</td>
<td>39.9976</td>
<td>50</td>
<td>58.33</td>
<td>40</td>
</tr>
<tr>
<td>2</td>
<td>66.66</td>
<td>33.33</td>
<td>44.44</td>
<td>66.66</td>
<td>50</td>
<td>44.44</td>
</tr>
<tr>
<td>3</td>
<td>100</td>
<td>50</td>
<td>66.67</td>
<td>100</td>
<td>25</td>
<td>75</td>
</tr>
<tr>
<td>4</td>
<td>75</td>
<td>75</td>
<td>75</td>
<td>75</td>
<td>75</td>
<td>75</td>
</tr>
<tr>
<td>5</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>50</td>
<td>00</td>
<td>100</td>
</tr>
</tbody>
</table>
Fig2. Speed up vs. resolution graph

Fig3. CPU vs. Resolution graph

Fig4. GPU vs. Resolution graph
6. CONCLUSION

Feature extraction and matching are two of the important steps of any CBIR system. In this research work, a modified parallel algorithm has been presented and analyzed with traditional sequential based approach. The implementation of proposed algorithm on the graphics device is promising, with large two dimensional images (on a relatively low performance GPU) than sequential algorithms. The method finding image in database and how to accelerate this process using GPUs has been discussed in great detail. This algorithm serves as an excellent framework to solve a diverse number of compressed domain CBIR problems. The experiments show that proposed CBIR method even works better than normal single thread execution and also the six evaluation measures shows its' accuracy.

CUDA itself has been shown to be an excellent framework to accelerate computational problems in engineering, and is gaining more features and fewer limitations every few months. The principal disadvantages of CUDA are that it is only effective for very data parallel problems, and that it is not an industry standard. Recently, to counter the latter, it is very likely that it will in fact be replaced by OpenCL (Open Computing Language). The syntax and architecture between CUDA and OpenCL will be very similar, allowing this code to be easily ported to OpenCL. Nonetheless the impressive speedups attained using such low end hardware demonstrate the power of this parallel CBIR algorithm.
7. REFERENCES


[10] Salih Burak Gokturk, Carlo Tomasi, Bernd Girod, Chris Beaulieu, “medical image compression based on region of interest, with application to colon ct images”, Electrical Engineering, Computer Science, Radiology Departments, Stanford University


[12] Ruey-Feng Chang, Wen-Ia Kuo and Hung-Chi Tsai, “image retrieval on uncompressed and compressed domains”, Department of Computer Science and Information Engineering , National Chung Cheng University, Chiayi, Taiwan 621, R.O.C., 0-7803-6297-7/00/ 2000.


[26] Owens, J. D. Luebke, D., Govindaraju, N., Harris, M., Kruger, J., Lefohn, A. E. and Purcell, T. J. “A survey of general-purpose computation on graphics hardware”. In


[29] Li, Wei, Wei, Xiaoming, A. and Kaufman, “Implementing lattice boltzmann computation on graphics hardware”. In proceeding of the International Conference for High Performance Computing and Communications.


[33] Zhang Xihuang, Bian Guochun,Xu Wenbo, “A Shape Feature Based Image Retrieval in DCT Compressed-Domain”,The Fifth International Conference on Computer and Information Technology (CIT’05), Proceedings of the 2005